<html><head><meta http-equiv="content-type" content="text/html; charset=utf-8"></head><body dir="auto"><div dir="ltr"><br></div><div dir="ltr"><blockquote type="cite">On 20 Mar 2020, at 4:49 pm, Sebastian Huber <sebastian.huber@embedded-brains.de> wrote:<br></blockquote></div><blockquote type="cite"><div dir="ltr"><p>On 20/03/2020 05:15, Chris Johns wrote:<br>
</p>
<blockquote type="cite" cite="mid:48acdd0e-2fb8-d178-c02e-8e14c10d89fc@rtems.org">
<pre class="moz-quote-pre" wrap="">On 19/3/20 7:52 pm, Sebastian Huber wrote:
</pre>
<blockquote type="cite" style="color: #000000;">
<pre class="moz-quote-pre" wrap="">The ARMv7-M architecture has no CP-15. The inline assembly for the
CP-15 access leads to assembler errors if compiled with -O0.
</pre>
</blockquote>
<pre class="moz-quote-pre" wrap="">I would like to understand this one in detail to see why there is cp15 in the build.</pre>
</blockquote>
In ARMv7-M the system registers are memory mapped.<br>
<p>If I compile a Cortex-M based BSP with -O0, then I get:</p></div></blockquote>BSP?<div><br></div><div>Chris</div></body></html>