[RTEMS Project] #3433: Add SMP support for RISC-V
RTEMS trac
trac at rtems.org
Wed Aug 1 09:18:42 UTC 2018
#3433: Add SMP support for RISC-V
-----------------------------+-------------------------------
Reporter: Sebastian Huber | Owner: Sebastian Huber
Type: project | Status: accepted
Priority: normal | Milestone: 6.1
Component: arch/riscv | Version:
Severity: normal | Resolution:
Keywords: | Blocked By: 3452, 3453, 3459
Blocking: |
-----------------------------+-------------------------------
Comment (by Sebastian Huber <sebastian.huber@…>):
In [changeset:"529154bad207a42a6d0f03343c7e215eab97ced5/rtems"
529154b/rtems]:
{{{
#!CommitTicketReference repository="rtems"
revision="529154bad207a42a6d0f03343c7e215eab97ced5"
bsp/riscv: Initialize FPU depending on ISA
Initialize fcsr to zero for a defined rounding mode.
Update #3433.
}}}
--
Ticket URL: <http://devel.rtems.org/ticket/3433#comment:77>
RTEMS Project <http://www.rtems.org/>
RTEMS Project
More information about the bugs
mailing list