[RTEMS Project] #4225: Cobham Gaisler NOEL-V RISC-V 32- and 64-bit processor BSP

[RTEMS trac]

#4225: Cobham Gaisler NOEL-V RISC-V 32- and 64-bit processor BSP
-------------------------------+------------------------------
  Reporter:  Daniel Hellstrom  |      Owner:  Daniel Hellstrom
      Type:  enhancement       |     Status:  assigned
  Priority:  normal            |  Milestone:  6.1
 Component:  bsps              |    Version:  5
  Severity:  normal            |   Keywords:
Blocked By:                    |   Blocking:
-------------------------------+------------------------------
 To add a BSP configurations for Cobham Gaisler's NOEL-V processor IP. The
 NOEL-V processor is compliant with the open RISC-V 32/64-bit ISA.
 Depending on the soft-core IP configuration different RISC-V extensions
 may or may not be available, a matching RTEMS BSP build configuration must
 be selected accordingly. Similar to Cobham Gaisler's LEON3/4/5 processor
 designs, the NOEL-V is also a part of GRLIB providing building blocks such
 as I/O peripherals and L2-cache etc. that is typically used with the
 processor in SoC solutions. For more information about GRLIB and the
 current state and road-map of NOEL-V:
  * https://www.gaisler.com/grlib
  * https://www.gaisler.com/noel-v

 The NOEL-V and GRLIB are available either under open-source GPL or
 commercial license. Demonstration designs with pre-built bit-streams,
 DTS/DTB, user's manuals, quick-start guides, etc. are freely available for
 the FPGA development boards listed under the NOEL-V page above. For
 example:
  * Arty A7: Artix-7 FPGA Development Board (https://www.gaisler.com/NOEL-
 ARTYA7)
  * PolarFire FPGA Splash Kit (https://www.gaisler.com/NOEL-PF)
  * Xilinx Kintex UltraScale FPGA KCU105 Evaluation Kit
 (https://www.gaisler.com/NOEL-XCKU)

 All the above demonstration designs have the same base memory layout and
 peripherals based on GRLIB. A DTS/DTB is needed to describe the system for
 RTEMS. The first BSP implementation targets only a minimal system with
 Memory Controller, Processor, IRQ Controller and Timer (RISC-V plic,
 clint, mtime). Thus the GRLIB drivers based on the driver manager is not
 needed to run RTEMS on NOEL-V.

 The free GRMON eval hardware debugger can be used with the above
 demonstration designs to initialize, upload RTEMS images, execute RTEMS
 and debug the new NOEL-V BSPs.

--
Ticket URL: <http://devel.rtems.org/ticket/4225>
RTEMS Project <http://www.rtems.org/>
RTEMS Project