[RTEMS Project] #4593: Add support for renode.io Simulator
RTEMS trac
trac at rtems.org
Wed Mar 29 02:13:09 UTC 2023
#4593: Add support for renode.io Simulator
-------------------------------------------------+-------------------------
Reporter: Joel Sherrill | Owner: (none)
Type: enhancement | Status: new
Priority: normal | Milestone: Indefinite
Component: tool | Version:
Severity: normal | Resolution:
Keywords: SoC, testing, BSP, simulator, | Blocked By:
small, large |
Blocking: |
-------------------------------------------------+-------------------------
Comment (by Alan Cudmore):
A couple of notes related to the Renode project:
BSPS that are known to work on Renode.io:
riscv/mpfs64imafdc
riscv/kendrytek210
I have run the RTEMS leon3 BSP on Renode.io using the Gaisler RCC
toolchain. I don't see any reason why the rtems.org tools and RTEMS master
branch wouldn't work.
https://github.com/antmicro/renode-rtems-leon3
I use the Renode k210 support to run the RTEMS k210 BSP. I use the Renode-
test framework to run a series of test for the BSP:
https://github.com/alanc98/k210-rtems-test
This currently uses the Renode test framework to run about a dozen tests,
but this needs to be automated to run all of the testsuite tests.
Another RTEMS ticket is to add support for the RISC-V SiFive Unleashed
board. This board is supported by Renode.io, so it could be a
collaborative effort.
https://github.com/renode/renode/blob/master/scripts/single-
node/hifive_unleashed.resc
Another interesting RISC-V BSP that is supported in Renode.io:
https://github.com/renode/renode/blob/master/scripts/single-
node/litex_vexriscv_smp.resc
The LiteX/VexRisc Risc-V soft core. There are a number of variants of this
soft-core CPU supported in Renode.
--
Ticket URL: <http://devel.rtems.org/ticket/4593#comment:3>
RTEMS Project <http://www.rtems.org/>
RTEMS Project
More information about the bugs
mailing list