RTEMS | Improve aarch64 BSPs (!255)
Sebastian Huber (@sebhub)
gitlab at rtems.org
Sun Oct 6 06:46:49 UTC 2024
Sebastian Huber pushed new commits to merge request !255
Merge request URL: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/255
* d604ec89...bd9f5c1e - 2 commits from branch `main`
* c67427eb - bsps/arm: Add missing GICv3 distributor registers
* c37c9757 - bsps: Remove superfluous include
* b0b57646 - bsps/aarch64: Customize EL2/EL3 start support
* 1a81b7fb - aarch64: Split exception support
* 5799ed78 - aarch64: Move exception frame support
* 115aee73 - dev/irq: Simplify GICv2 set/get affinity
* af45fb84 - bsps: Assembly implementation for PSCI bsp_reset()
* ec83fdfd - aarch64/xilinx-zynqmp: Simplify startup
* 970b248f - aarch64/xilinx-zynqmp: Move get I2C clocks
* dc642ed8 - aarch64: More robust SMP system start
* 514b1c48 - arm/aarch64: Optimize _CPU_SMP_Send_interrupt()
* 467bf32d - dev/irq: Remove arm_gic_irq_generate_software_irq()
* 9e27c857 - aarch64: Remove trapped FP exceptions support
* 99db3e45 - bsps: Move <bsp/linker-symbols.h> to shared
* 10e8ab00 - dev/irq: Simplify SMP GIC initialization
* f9370152 - bsps/aarch64: Use fatal error for data cache disable
* 1a8dd874 - bsps/aarch64: Simplify I-cache invalidate
* 867487cc - bsps/aarch64: Fix AArch64_get_ccsidr_for_level()
* cc77ffd6 - bsps/aarch64: Simplify AArch64_clidr_get_cache_type()
* 80d20932 - bsps/aarch64: Fix entire data cache flush/invalidate
--
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/255
You're receiving this email because of your account on gitlab.rtems.org.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20241006/fdcda8e8/attachment.htm>
More information about the bugs
mailing list