RTEMS | riscv: use configured RAM region if defined (!1181)
Gedare Bloom (@gedare)
gitlab at rtems.org
Thu Apr 2 19:31:48 UTC 2026
Gedare Bloom commented: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1181#note_147916
I don't think it is practically possible to compile risc-v BSPs without defining the `RISCV_RAM_REGION_BEGIN` and `RISCV_RAM_REGION_SIZE` so it might be better to remove the FDT-based and linker script based code (currently in the `#else`) as it is probably dead code.
--
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1181#note_147916
You're receiving this email because of your account on gitlab.rtems.org.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260402/f00fd02c/attachment.htm>
More information about the bugs
mailing list