RTEMS | risc-v: support running in s-mode (!1086)
Gedare Bloom (@gedare)
gitlab at rtems.org
Fri Feb 27 16:38:28 UTC 2026
Gedare Bloom commented on a discussion on bsps/riscv/riscv/clock/clockdrv.c: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1086#note_143716
>
> static uint32_t riscv_clock_get_timecount(struct timecounter *base)
> {
> - riscv_timecounter *tc;
> - volatile RISCV_CLINT_regs *clint;
> + riscv_timecounter *tc = (riscv_timecounter *) base;
> + uint32_t timecount = 0;
> +
> + (void) tc;
done
--
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1086#note_143716
You're receiving this email because of your account on gitlab.rtems.org.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260227/7261d7b1/attachment.htm>
More information about the bugs
mailing list