RTEMS | RISC-V: Add support for ESP32-C3 (!1160)

[Gedare Bloom (@gedare)]

Gedare Bloom started a new discussion on bsps/riscv/shared/start/start.S: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1160#note_147639

 >  	.option	arch, +zicsr
 >  	.option	norelax
 >  
 > +#ifdef ESPRESSIF_DIRECT_BOOT
 > +	.word 0xaedb041d
 > +	.word 0xaedb041d

add comments what these are

-- 
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1160#note_147639
You're receiving this email because of your account on gitlab.rtems.org.


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260331/641e705c/attachment.htm>