RTEMS | RISC-V: add support for using the MMU in S-Mode (!1182)
Gedare Bloom (@gedare)
gitlab at rtems.org
Fri May 1 15:55:58 UTC 2026
Gedare Bloom pushed new commits to merge request !1182
Merge request URL: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1182
* 48d8b2bd...962dfc86 - 2 commits from branch `main`
* 8c4bddaa - riscv: add initial support for MMU setup
* 7fa05a68 - spec/riscv: add MMU options and enable in build
--
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1182
You're receiving this email because of your account on gitlab.rtems.org.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260501/e5f4f351/attachment.htm>
More information about the bugs
mailing list