RTEMS | Draft: spec: Improve data cache disable test cases (!1501)

[Bipin Oli (@bipinoli)]

Bipin Oli created a merge request: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1501

Project:Branches: bipinoli/rtems:bsp/ls1046a to rtems/rtos/rtems:main
Author: Bipin Oli

## Summary

Issue #4865: BSP for LS1046A (NXP layerscape processor)

The BSP supports the LS1046A SOC via `ls1046a` variant. It has been tested with the NXP LS1046A Freeway Board. The BSP doesn't have a lot of board specific parts so that other LS1046A based boards should work with little or no adaptions.

## Generative AI

<!--If you have used AI please use the "AI Contribution" template otherwise leave this blank see our fulls statement at https://www.rtems.org/generative-ai/-->

<!--Default settings, if it is a dropdown it will set after submission-->

-- 
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1501
You're receiving this email because of your account on gitlab.rtems.org. Unsubscribe from this thread: https://gitlab.rtems.org/-/namespace/49/sent_notifications/5-5wfs8lkdwaflp9bm26hccp8xd-1d/unsubscribe | Manage all notifications: https://gitlab.rtems.org/-/profile/notifications | Help: https://gitlab.rtems.org/help


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260922/0fccd9b9/attachment.htm>