Build FreeBSD: FAILED devel/spike on i386-freebsd12.0 (spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1)

joel at rtems.org joel at rtems.org
Wed Oct 30 06:07:58 UTC 2019


RTEMS Source Builder - Set Builder, 5 (5ecf0181b494)

Host: FreeBSD-12.0-RELEASE-p10-i386-32bit-ELF
       FreeBSD rtbf64b.rtems.com 12.0-RELEASE-p10 FreeBSD 12.0-RELEASE-p10
       GENERIC i386 i386

Build Time: 0:00:11.670928

= = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = 
Build FAILED: spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
x -rw-rw-r--  0 root   root      128 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/mulh.h
x -rw-rw-r--  0 root   root      139 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/mulhsu.h
x -rw-rw-r--  0 root   root      153 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/mulhu.h
x -rw-rw-r--  0 root   root       67 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/mulw.h
x -rw-rw-r--  0 root   root       21 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/or.h
x -rw-rw-r--  0 root   root       30 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/ori.h
x -rw-rw-r--  0 root   root      205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/rem.h
x -rw-rw-r--  0 root   root      160 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/remu.h
x -rw-rw-r--  0 root   root      162 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/remuw.h
x -rw-rw-r--  0 root   root      156 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/remw.h
x -rw-rw-r--  0 root   root       42 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sb.h
x -rw-rw-r--  0 root   root      237 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sc_d.h
x -rw-rw-r--  0 root   root      223 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sc_w.h
x -rw-rw-r--  0 root   root       57 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sd.h
x -rw-rw-r--  0 root   root       91 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sfence_vma.h
x -rw-rw-r--  0 root   root       43 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sh.h
x -rw-rw-r--  0 root   root       46 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sll.h
x -rw-rw-r--  0 root   root       58 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/slli.h
x -rw-rw-r--  0 root   root       46 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/slliw.h
x -rw-rw-r--  0 root   root       53 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sllw.h
x -rw-rw-r--  0 root   root       37 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/slt.h
x -rw-rw-r--  0 root   root       46 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/slti.h
x -rw-rw-r--  0 root   root       37 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sltiu.h
x -rw-rw-r--  0 root   root       21 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sltu.h
x -rw-rw-r--  0 root   root       57 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sra.h
x -rw-rw-r--  0 root   root       69 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/srai.h
x -rw-rw-r--  0 root   root       55 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sraiw.h
x -rw-rw-r--  0 root   root       62 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sraw.h
x -rw-rw-r--  0 root   root      375 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sret.h
x -rw-rw-r--  0 root   root       57 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/srl.h
x -rw-rw-r--  0 root   root       69 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/srli.h
x -rw-rw-r--  0 root   root       56 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/srliw.h
x -rw-rw-r--  0 root   root       63 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/srlw.h
x -rw-rw-r--  0 root   root       32 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sub.h
x -rw-rw-r--  0 root   root       44 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/subw.h
x -rw-rw-r--  0 root   root       43 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/sw.h
x -rw-rw-r--  0 root   root       80 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/wfi.h
x -rw-rw-r--  0 root   root       21 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/xor.h
x -rw-rw-r--  0 root   root       30 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/insns/xori.h
x -rw-rw-r--  0 root   root     9827 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/interactive.cc
x -rw-rw-r--  0 root   root     4629 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/jtag_dtm.cc
x -rw-rw-r--  0 root   root     1017 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/jtag_dtm.h
x -rw-rw-r--  0 root   root     1099 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/memtracer.h
x -rw-rw-r--  0 root   root     9470 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/mmu.cc
x -rw-rw-r--  0 root   root    12106 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/mmu.h
x -rw-rw-r--  0 root   root      809 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/mulhi.h
x -rw-rw-r--  0 root   root     7179 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/opcodes.h
x -rw-rw-r--  0 root   root    25717 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/processor.cc
x -rw-rw-r--  0 root   root     8643 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/processor.h
x -rw-rw-r--  0 root   root      785 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/regnames.cc
x -rw-rw-r--  0 root   root     4744 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/remote_bitbang.cc
x -rw-rw-r--  0 root   root      648 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/remote_bitbang.h
x -rw-rw-r--  0 root   root     1755 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/riscv.ac
x -rw-rw-r--  0 root   root     3912 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/riscv.mk.in
x -rw-rw-r--  0 root   root     1162 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/rocc.cc
x -rw-rw-r--  0 root   root      724 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/rocc.h
x -rw-rw-r--  0 root   root      353 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/rom.cc
x -rw-rw-r--  0 root   root     5407 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/sim.cc
x -rw-rw-r--  0 root   root     4692 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/sim.h
x -rw-rw-r--  0 root   root      597 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/simif.h
x -rw-rw-r--  0 root   root      200 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/tracer.h
x -rw-rw-r--  0 root   root      259 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/trap.cc
x -rw-rw-r--  0 root   root     1849 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/riscv/trap.h
x drwxrwxr-x  0 root   root        0 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/scripts/
x -rwxrwxr-x  0 root   root    44892 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/scripts/config.guess
x -rwxrwxr-x  0 root   root    33463 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/scripts/config.sub
x -rwxrwxr-x  0 root   root     4772 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/scripts/install.sh
x -rwxrwxr-x  0 root   root      736 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/scripts/mk-install-dirs.sh
x -rwxrwxr-x  0 root   root     4109 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/scripts/vcs-version.sh
x drwxrwxr-x  0 root   root        0 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/
x -rw-rw-r--  0 root   root     2892 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_add.c
x -rwxrwxr-x  0 root   root     1220 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_classify.c
x -rw-rw-r--  0 root   root     7769 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_div.c
x -rw-rw-r--  0 root   root     2690 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_eq.c
x -rw-rw-r--  0 root   root     2527 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_eq_signaling.c
x -rw-rw-r--  0 root   root     2071 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_isSignalingNaN.c
x -rw-rw-r--  0 root   root     2748 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_le.c
x -rw-rw-r--  0 root   root     2927 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_le_quiet.c
x -rw-rw-r--  0 root   root     2744 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_lt.c
x -rw-rw-r--  0 root   root     2923 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_lt_quiet.c
x -rw-rw-r--  0 root   root     6117 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_mul.c
x -rw-rw-r--  0 root   root     2395 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_mulAdd.c
x -rw-rw-r--  0 root   root     7468 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_rem.c
x -rw-rw-r--  0 root   root     6600 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_roundToInt.c
x -rw-rw-r--  0 root   root     8649 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_sqrt.c
x -rw-rw-r--  0 root   root     2892 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_sub.c
x -rw-rw-r--  0 root   root     3837 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_f16.c
x -rw-rw-r--  0 root   root     3845 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_f32.c
x -rw-rw-r--  0 root   root     3977 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_f64.c
x -rw-rw-r--  0 root   root     3479 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_i32.c
x -rw-rw-r--  0 root   root     3980 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_i32_r_minMag.c
x -rw-rw-r--  0 root   root     4072 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_i64.c
x -rw-rw-r--  0 root   root     4781 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_i64_r_minMag.c
x -rw-rw-r--  0 root   root     3463 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_ui32.c
x -rw-rw-r--  0 root   root     3654 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_ui32_r_minMag.c
x -rw-rw-r--  0 root   root     4079 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_ui64.c
x -rw-rw-r--  0 root   root     4426 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f128_to_ui64_r_minMag.c
x -rw-rw-r--  0 root   root     2607 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_add.c
x -rw-rw-r--  0 root   root     6492 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_div.c
x -rw-rw-r--  0 root   root     2462 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_eq.c
x -rw-rw-r--  0 root   root     2332 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_eq_signaling.c
x -rw-rw-r--  0 root   root     2059 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_isSignalingNaN.c
x -rw-rw-r--  0 root   root     2477 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_le.c
x -rw-rw-r--  0 root   root     2623 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_le_quiet.c
x -rw-rw-r--  0 root   root     2482 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_lt.c
x -rw-rw-r--  0 root   root     2628 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_lt_quiet.c
x -rw-rw-r--  0 root   root     5097 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_mul.c
x -rw-rw-r--  0 root   root     2258 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_mulAdd.c
x -rw-rw-r--  0 root   root     6376 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_rem.c
x -rw-rw-r--  0 root   root     4425 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_roundToInt.c
x -rw-rw-r--  0 root   root     5216 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_sqrt.c
x -rw-rw-r--  0 root   root     2607 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_sub.c
x -rw-rw-r--  0 root   root     3688 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_f128.c
x -rw-rw-r--  0 root   root     3590 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_f32.c
x -rw-rw-r--  0 root   root     3592 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_f64.c
x -rw-rw-r--  0 root   root     3402 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_i32.c
x -rw-rw-r--  0 root   root     3585 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_i32_r_minMag.c
x -rw-rw-r--  0 root   root     3402 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_i64.c
x -rw-rw-r--  0 root   root     3585 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_i64_r_minMag.c
x -rw-rw-r--  0 root   root     3347 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_ui32.c
x -rw-rw-r--  0 root   root     3562 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_ui32_r_minMag.c
x -rw-rw-r--  0 root   root     3347 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_ui64.c
x -rw-rw-r--  0 root   root     3562 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f16_to_ui64_r_minMag.c
x -rw-rw-r--  0 root   root     2607 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_add.c
x -rwxrwxr-x  0 root   root     1127 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_classify.c
x -rw-rw-r--  0 root   root     6323 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_div.c
x -rw-rw-r--  0 root   root     2455 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_eq.c
x -rw-rw-r--  0 root   root     2325 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_eq_signaling.c
x -rw-rw-r--  0 root   root     2052 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_isSignalingNaN.c
x -rw-rw-r--  0 root   root     2470 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_le.c
x -rw-rw-r--  0 root   root     2616 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_le_quiet.c
x -rw-rw-r--  0 root   root     2475 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_lt.c
x -rw-rw-r--  0 root   root     2621 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_lt_quiet.c
x -rw-rw-r--  0 root   root     5063 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_mul.c
x -rw-rw-r--  0 root   root     2251 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_mulAdd.c
x -rw-rw-r--  0 root   root     6317 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_rem.c
x -rw-rw-r--  0 root   root     4425 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_roundToInt.c
x -rw-rw-r--  0 root   root     4623 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_sqrt.c
x -rw-rw-r--  0 root   root     2607 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_sub.c
x -rw-rw-r--  0 root   root     3690 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_f128.c
x -rw-rw-r--  0 root   root     3460 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_f16.c
x -rw-rw-r--  0 root   root     3594 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_f64.c
x -rw-rw-r--  0 root   root     3394 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_i32.c
x -rw-rw-r--  0 root   root     3638 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_i32_r_minMag.c
x -rw-rw-r--  0 root   root     3787 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_i64.c
x -rw-rw-r--  0 root   root     3780 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_i64_r_minMag.c
x -rw-rw-r--  0 root   root     3406 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_ui32.c
x -rw-rw-r--  0 root   root     3538 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_ui32_r_minMag.c
x -rw-rw-r--  0 root   root     3794 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_ui64.c
x -rw-rw-r--  0 root   root     3638 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f32_to_ui64_r_minMag.c
x -rw-rw-r--  0 root   root     2699 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_add.c
x -rwxrwxr-x  0 root   root     1128 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_classify.c
x -rw-rw-r--  0 root   root     6427 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_div.c
x -rw-rw-r--  0 root   root     2474 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_eq.c
x -rw-rw-r--  0 root   root     2344 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_eq_signaling.c
x -rw-rw-r--  0 root   root     2052 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_isSignalingNaN.c
x -rw-rw-r--  0 root   root     2501 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_le.c
x -rw-rw-r--  0 root   root     2647 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_le_quiet.c
x -rw-rw-r--  0 root   root     2499 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_lt.c
x -rw-rw-r--  0 root   root     2645 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_lt_quiet.c
x -rw-rw-r--  0 root   root     5494 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_mul.c
x -rw-rw-r--  0 root   root     2251 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_mulAdd.c
x -rw-rw-r--  0 root   root     7059 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_rem.c
x -rw-rw-r--  0 root   root     4452 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_roundToInt.c
x -rw-rw-r--  0 root   root     5184 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_sqrt.c
x -rw-rw-r--  0 root   root     2699 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_sub.c
x -rw-rw-r--  0 root   root     3773 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_f128.c
x -rw-rw-r--  0 root   root     3473 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_f16.c
x -rw-rw-r--  0 root   root     3477 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_f32.c
x -rw-rw-r--  0 root   root     3348 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_i32.c
x -rw-rw-r--  0 root   root     3858 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_i32_r_minMag.c
x -rw-rw-r--  0 root   root     3996 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_i64.c
x -rw-rw-r--  0 root   root     4205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_i64_r_minMag.c
x -rw-rw-r--  0 root   root     3360 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_ui32.c
x -rw-rw-r--  0 root   root     3567 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_ui32_r_minMag.c
x -rw-rw-r--  0 root   root     4003 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_ui64.c
x -rw-rw-r--  0 root   root     3721 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/f64_to_ui64_r_minMag.c
x -rw-rw-r--  0 root   root     2437 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/i32_to_f128.c
x -rw-rw-r--  0 root   root     2726 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/i32_to_f16.c
x -rw-rw-r--  0 root   root     2275 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/i32_to_f32.c
x -rw-rw-r--  0 root   root     2438 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/i32_to_f64.c
x -rw-rw-r--  0 root   root     2686 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/i64_to_f128.c
x -rw-rw-r--  0 root   root     2691 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/i64_to_f16.c
x -rw-rw-r--  0 root   root     2691 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/i64_to_f32.c
x -rw-rw-r--  0 root   root     2297 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/i64_to_f64.c
x -rw-rw-r--  0 root   root    10751 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/internals.h
x -rw-rw-r--  0 root   root     2268 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/platform.h
x -rw-rw-r--  0 root   root     3419 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/primitiveTypes.h
x -rw-rw-r--  0 root   root    51745 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/primitives.h
x -rw-rw-r--  0 root   root     2111 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_add128.c
x -rw-rw-r--  0 root   root     2401 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_add256M.c
x -rw-rw-r--  0 root   root     2514 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_addCarryM.c
x -rw-rw-r--  0 root   root     2525 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_addComplCarryM.c
x -rw-rw-r--  0 root   root     2492 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_addM.c
x -rw-rw-r--  0 root   root     5037 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_addMagsF128.c
x -rw-rw-r--  0 root   root     6761 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_addMagsF16.c
x -rw-rw-r--  0 root   root     4705 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_addMagsF32.c
x -rw-rw-r--  0 root   root     4762 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_addMagsF64.c
x -rw-rw-r--  0 root   root     2614 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_approxRecip32_1.c
x -rw-rw-r--  0 root   root     2921 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_approxRecipSqrt32_1.c
x -rw-rw-r--  0 root   root     2275 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_approxRecipSqrt_1Ks.c
x -rw-rw-r--  0 root   root     2267 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_approxRecip_1Ks.c
x -rw-rw-r--  0 root   root     2455 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_commonNaNToF128UI.c
x -rw-rw-r--  0 root   root      205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_commonNaNToF16UI.c
x -rw-rw-r--  0 root   root      205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_commonNaNToF32UI.c
x -rw-rw-r--  0 root   root      205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_commonNaNToF64UI.c
x -rw-rw-r--  0 root   root     2364 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_compare128M.c
x -rw-rw-r--  0 root   root     2362 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_compare96M.c
x -rw-rw-r--  0 root   root     2233 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_countLeadingZeros16.c
x -rw-rw-r--  0 root   root     2310 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_countLeadingZeros32.c
x -rw-rw-r--  0 root   root     2650 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_countLeadingZeros64.c
x -rw-rw-r--  0 root   root     2770 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_countLeadingZeros8.c
x -rw-rw-r--  0 root   root     2037 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_eq128.c
x -rw-rw-r--  0 root   root      205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_f128UIToCommonNaN.c
x -rw-rw-r--  0 root   root      205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_f16UIToCommonNaN.c
x -rw-rw-r--  0 root   root      205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_f32UIToCommonNaN.c
x -rw-rw-r--  0 root   root      205 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_f64UIToCommonNaN.c
x -rw-rw-r--  0 root   root     2054 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_le128.c
x -rw-rw-r--  0 root   root     2053 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_lt128.c
x -rw-rw-r--  0 root   root     2298 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mul128By32.c
x -rw-rw-r--  0 root   root     4118 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mul128MTo256M.c
x -rw-rw-r--  0 root   root     2692 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mul128To256M.c
x -rw-rw-r--  0 root   root     2204 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mul64ByShifted32To128.c
x -rw-rw-r--  0 root   root     2416 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mul64To128.c
x -rw-rw-r--  0 root   root     2506 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mul64To128M.c
x -rw-rw-r--  0 root   root    13492 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mulAddF128.c
x -rw-rw-r--  0 root   root     8247 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mulAddF16.c
x -rw-rw-r--  0 root   root     8272 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mulAddF32.c
x -rw-rw-r--  0 root   root    18253 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_mulAddF64.c
x -rw-rw-r--  0 root   root     2352 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_negXM.c
x -rw-rw-r--  0 root   root     3063 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_normRoundPackToF128.c
x -rw-rw-r--  0 root   root     2382 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_normRoundPackToF16.c
x -rw-rw-r--  0 root   root     2382 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_normRoundPackToF32.c
x -rw-rw-r--  0 root   root     2385 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_normRoundPackToF64.c
x -rw-rw-r--  0 root   root     2579 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_normSubnormalF128Sig.c
x -rw-rw-r--  0 root   root     2144 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_normSubnormalF16Sig.c
x -rw-rw-r--  0 root   root     2146 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_normSubnormalF32Sig.c
x -rw-rw-r--  0 root   root     2147 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_normSubnormalF64Sig.c
x -rw-rw-r--  0 root   root     3012 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_propagateNaNF128UI.c
x -rw-rw-r--  0 root   root     2604 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_propagateNaNF16UI.c
x -rw-rw-r--  0 root   root     2598 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_propagateNaNF32UI.c
x -rw-rw-r--  0 root   root     2598 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_propagateNaNF64UI.c
x -rw-rw-r--  0 root   root     3169 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_remStepMBy32.c
x -rw-rw-r--  0 root   root     3514 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundMToI64.c
x -rw-rw-r--  0 root   root     3408 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundMToUI64.c
x -rw-rw-r--  0 root   root     3513 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackMToI64.c
x -rw-rw-r--  0 root   root     3407 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackMToUI64.c
x -rw-rw-r--  0 root   root     6709 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackToF128.c
x -rw-rw-r--  0 root   root     4763 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackToF16.c
x -rw-rw-r--  0 root   root     4778 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackToF32.c
x -rw-rw-r--  0 root   root     4880 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackToF64.c
x -rw-rw-r--  0 root   root     3434 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackToI32.c
x -rw-rw-r--  0 root   root     3459 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackToI64.c
x -rw-rw-r--  0 root   root     3303 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackToUI32.c
x -rw-rw-r--  0 root   root     3348 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundPackToUI64.c
x -rw-rw-r--  0 root   root     3441 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundToI32.c
x -rw-rw-r--  0 root   root     3460 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundToI64.c
x -rw-rw-r--  0 root   root     3310 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundToUI32.c
x -rw-rw-r--  0 root   root     3349 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_roundToUI64.c
x -rw-rw-r--  0 root   root     2562 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shiftRightJam128.c
x -rw-rw-r--  0 root   root     2758 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shiftRightJam128Extra.c
x -rw-rw-r--  0 root   root     4022 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shiftRightJam256M.c
x -rw-rw-r--  0 root   root     2076 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shiftRightJam32.c
x -rw-rw-r--  0 root   root     2076 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shiftRightJam64.c
x -rw-rw-r--  0 root   root     2290 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shiftRightJam64Extra.c
x -rw-rw-r--  0 root   root     2137 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftLeft128.c
x -rw-rw-r--  0 root   root     2183 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftLeft64To96M.c
x -rw-rw-r--  0 root   root     2140 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftRight128.c
x -rw-rw-r--  0 root   root     2614 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftRightExtendM.c
x -rw-rw-r--  0 root   root     2265 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftRightJam128.c
x -rw-rw-r--  0 root   root     2295 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftRightJam128Extra.c
x -rw-rw-r--  0 root   root     2061 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftRightJam64.c
x -rw-rw-r--  0 root   root     2171 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftRightJam64Extra.c
x -rw-rw-r--  0 root   root     2543 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_shortShiftRightM.c
x -rw-rw-r--  0 root   root     2109 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_sub128.c
x -rw-rw-r--  0 root   root     2293 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_sub1XM.c
x -rw-rw-r--  0 root   root     2405 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_sub256M.c
x -rw-rw-r--  0 root   root     2496 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_subM.c
x -rw-rw-r--  0 root   root     4748 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_subMagsF128.c
x -rw-rw-r--  0 root   root     7061 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_subMagsF16.c
x -rw-rw-r--  0 root   root     5481 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_subMagsF32.c
x -rw-rw-r--  0 root   root     5533 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/s_subMagsF64.c
x -rw-rw-r--  0 root   root        0 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/softfloat.ac
x -rw-rw-r--  0 root   root    17628 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/softfloat.h
x -rw-rw-r--  0 root   root     4394 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/softfloat.mk.in
x -rw-rw-r--  0 root   root     2390 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/softfloat_raiseFlags.c
x -rw-rw-r--  0 root   root     2253 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/softfloat_state.c
x -rw-rw-r--  0 root   root     4046 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/softfloat_types.h
x -rw-rw-r--  0 root   root    21362 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/specialize.h
x -rw-rw-r--  0 root   root     2305 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/ui32_to_f128.c
x -rw-rw-r--  0 root   root     2547 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/ui32_to_f16.c
x -rw-rw-r--  0 root   root     2202 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/ui32_to_f32.c
x -rw-rw-r--  0 root   root     2269 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/ui32_to_f64.c
x -rw-rw-r--  0 root   root     2551 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/ui64_to_f128.c
x -rw-rw-r--  0 root   root     2521 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/ui64_to_f16.c
x -rw-rw-r--  0 root   root     2521 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/ui64_to_f32.c
x -rw-rw-r--  0 root   root     2276 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/softfloat/ui64_to_f64.c
x drwxrwxr-x  0 root   root        0 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/spike_main/
x -rw-rw-r--  0 root   root    20118 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/spike_main/disasm.cc
x -rw-rw-r--  0 root   root     1541 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/spike_main/spike-dasm.cc
x -rw-rw-r--  0 root   root     7371 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/spike_main/spike.cc
x -rw-rw-r--  0 root   root        0 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/spike_main/spike_main.ac
x -rw-rw-r--  0 root   root      192 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/spike_main/spike_main.mk.in
x -rw-rw-r--  0 root   root      611 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/spike_main/termios-xspike.cc
x -rw-rw-r--  0 root   root     2064 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/spike_main/xspike.cc
x drwxrwxr-x  0 root   root        0 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/tests/
x -rwxrwxr-x  0 root   root      715 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/tests/ebreak.py
x -rw-rw-r--  0 root   root       76 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/tests/ebreak.s
x -rw-rw-r--  0 root   root     3439 Nov  6  2018 riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1/tests/testlib.py
+ tar_exit=0
+ cd riscv-isa-sim-01252686902fa30665fbecfc1476d169ad1333d1
+ /bin/chmod -R a+rX,g-w,o-w .
+ /bin/cat /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/patches/spike-include-permissions.patch
+ /usr/bin/patch -E -p1
Hmm...  Looks like a unified diff to me...
The text leading up to this was:
--------------------------
|From 9e69bffb7b32a4ad49099a0b4d56fc89f8c110a3 Mon Sep 17 00:00:00 2001
|From: Joel Sherrill <joel at rtems.org>
|Date: Thu, 17 Oct 2019 08:18:32 -0500
|Subject: [PATCH] Correct Permission on Installed Headers and Binaries
|
|The owner must have write permission.
|
|Fixes Issue #348
|---
| Makefile.in | 4 ++--
| 1 file changed, 2 insertions(+), 2 deletions(-)
|
|diff --git a/Makefile.in b/Makefile.in
|index 605cb52..f3bfb3f 100644
|--- a/Makefile.in
+ cd /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1
|+++ b/Makefile.in
+ SB_CXC=no
+ echo '==> clean %{buildroot}: /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1-joel'
--------------------------
+ /bin/rm -rf /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1-joel
Patching file Makefile.in using Plan A...
Hunk #1 succeeded at 115 (offset 4 lines).
Hmm...  Ignoring the trailing garbage.
done
==> clean %{buildroot}: /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1-joel
+ /bin/mkdir -p /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1-joel
+ echo '==> %build:'
==> %build:
+ pwd
+ build_top=/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1
+ test i386-freebsd12.0 '!=' i386-freebsd12.0
+ build_dir=build
+ test i386-freebsd12.0 '!=' i386-freebsd12.0
+ LDFLAGS=' -L/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/lib'
+ LDLIBS=''
+ LIBS=''
+ echo '/usr/bin/cc -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include'
+ sed -e 's,-std=gnu99 ,,'
+ CC='/usr/bin/cc -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include'
+ echo '/usr/bin/c++ -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include'
+ sed -e 's,-std=gnu99 ,,'
+ CXX='/usr/bin/c++ -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include'
+ CC_FOR_BUILD='/usr/bin/cc -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include'
+ CXX_FOR_BUILD='/usr/bin/c++ -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include'
+ export CC CXX CPPFLAGS CFLAGS CXXFLAGS LDFLAGS LIBS LDLIBS
+ export CC_FOR_HOST CXX_FOR_HOST CPPFLAGS_FOR_HOST CFLAGS_FOR_HOST CXXFLAGS_FOR_HOST LDFLAGS_FOR_HOST LDLIBS_FOR_HOST LIBS_FOR_HOST
+ export CC_FOR_BUILD CXX_FOR_BUILD CFLAGS_FOR_BUILD CXXFLAGS_FOR_BUILD LDFLAGS_FOR_BUILD LDLIBS_FOR_BUILS LIBS_FOR_BUILS
+ cd riscv-fesvr-8d108a0a647901550d95925549337c2c3aec9ac8
+ ./configure '--prefix=/home/joel/rtems-cron-5/tools/5'
checking build system type... i386-unknown-freebsd12.0
checking host system type... i386-unknown-freebsd12.0
checking for gcc... /usr/bin/cc -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include
checking whether the C compiler works... yes
checking for C compiler default output file name... a.out
checking for suffix of executables... 
checking whether we are cross compiling... no
checking for suffix of object files... o
checking whether we are using the GNU C compiler... yes
checking whether /usr/bin/cc -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include accepts -g... yes
checking for /usr/bin/cc -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include option to accept ISO C89... none needed
checking whether we are using the GNU C++ compiler... yes
checking whether /usr/bin/c++ -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include accepts -g... yes
checking for ar... ar
checking for ranlib... ranlib
checking for a BSD-compatible install... /usr/bin/install -c
checking how to run the C preprocessor... /usr/bin/cc -O2 -pipe -fbracket-depth=1024 -I/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-joel/devel/spike/home/joel/rtems-cron-5/tools/5/include -E
checking for grep that handles long lines and -e... /usr/bin/grep
checking for egrep... /usr/bin/grep -E
checking for ANSI C header files... yes
configure: configuring default subproject : fesvr
checking for pthread_create in -lpthread... yes
configure: creating ./config.status
config.status: creating fesvr.mk
config.status: creating Makefile
config.status: creating riscv-fesvr.pc
config.status: creating config.h
+ gmake -j 4 'all$'
gmake: ./scripts/vcs-version.sh: Command not found
gmake: *** No rule to make target 'all$'.  Stop.
shell cmd failed: /bin/sh -ex  /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1/do-build
error: building spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1
  See error report: rsb-report-spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1.txt
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 


Output
======

Build Set: devel/spike
config: devel/dtc-1.4.1-1.cfg
package: dtc-1.4.1-i386-freebsd12.0-1
download: https://www.kernel.org/pub/software/utils/dtc/dtc-1.4.1.tar.gz -> sources/dtc-1.4.1.tar.gz
 redirect: https://mirrors.edge.kernel.org/pub/software/utils/dtc/dtc-1.4.1.tar.gz
building: dtc-1.4.1-i386-freebsd12.0-1
sizes: dtc-1.4.1-i386-freebsd12.0-1: 2.649MB (installed: 747.101KB)
cleaning: dtc-1.4.1-i386-freebsd12.0-1
reporting: devel/dtc-1.4.1-1.cfg -> dtc-1.4.1-i386-freebsd12.0-1.txt
reporting: devel/dtc-1.4.1-1.cfg -> dtc-1.4.1-i386-freebsd12.0-1.xml
config: devel/spike-1.1.0.cfg
package: spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1
download: https://github.com/riscv/riscv-fesvr/archive/8d108a0a647901550d95925549337c2c3aec9ac8.tar.gz -> sources/fesvr-8d108a0a647901550d95925549337c2c3aec9ac8.tar.gz
 redirect: https://codeload.github.com/riscv/riscv-fesvr/tar.gz/8d108a0a647901550d95925549337c2c3aec9ac8
download: https://github.com/riscv/riscv-isa-sim/archive/01252686902fa30665fbecfc1476d169ad1333d1.tar.gz -> sources/spike-01252686902fa30665fbecfc1476d169ad1333d1.tar.gz
 redirect: https://codeload.github.com/riscv/riscv-isa-sim/tar.gz/01252686902fa30665fbecfc1476d169ad1333d1
Creating source directory: patches
download: https://devel.rtems.org/raw-attachment/ticket/3802/0001-Correct-Permission-on-Installe...<see log> -> patches/spike-include-permissions.patch
building: spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1
error: building spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1
Build FAILED
  See error report: rsb-report-spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1.txt
error: building spike-01252686902fa30665fbecfc1476d169ad1333d1-i386-freebsd12.0-1
Mailing report: build at rtems.org

Report
======

==============================================================================
RTEMS Tools Project <users at rtems.org> Wed Oct 30 01:07:54 2019
==============================================================================
Report: devel/dtc-1.4.1-1.cfg
------------------------------------------------------------------------------
RTEMS Source Builder Repository Status
 Remotes:
   1: origin: git://git.rtems.org/rtems-source-builder.git
 Status:
  Clean
 Head:
  Commit: 5ecf0181b494db3c93a5d88cc9e91a663ff47583
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (1) devel/dtc-1.4.1-1.cfg
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (2) devel/dtc-1.4.1-1.cfg
------------------------------------------------------------------------------
Package: dtc-1.4.1-i386-freebsd12.0-1
 Config: devel/dtc-1.4.1-1.cfg
 Summary:
  Device Tree Compiler v1.4.1 for target  on host i386-freebsd12.0
 URL:
  http://www.jdl.com/software/
 Version:
  1.4.1
 Release:
  1
  Sources: 1
    1: https://www.kernel.org/pub/software/utils/dtc/dtc-1.4.1.tar.gz
       sha256: 03e74e4ee9378be15f19eb24197dfa32070efc3c85e93269e56d7ade133e359f
  Patches: 0
 Preparation:
  build_top=$(pwd)
  %setup source dtc -q -n dtc-1.4.1
  %setup patch dtc -p1
  cd ${build_top}
 Build:
  build_top=$(pwd)
  cd dtc-1.4.1
  # Build and build flags means force build == host
  # gcc is not ready to be compiled with -std=gnu99
  LDFLAGS="${SB_HOST_LDFLAGS}"
  LIBS="${SB_HOST_LIBS}"
  CC=$(echo "/usr/bin/cc ${SB_CFLAGS}" | sed -e 's,-std=gnu99 ,,')
  CXX=$(echo "/usr/bin/c++ ${SB_CXXFLAGS}" | sed -e 's,-std=gnu99 ,,')
  CC_FOR_BUILD=${CC}
  CXX_FOR_BUILD=${CXX}
  export CC CXX CC_FOR_BUILD CXX_FOR_BUILD CFLAGS LDFLAGS LIBS
  gmake PREFIX=/home/joel/rtems-cron-5/tools/5
  cd ${build_top}
 Install:
  build_top=$(pwd)
  rm -rf $SB_BUILD_ROOT
  cd dtc-1.4.1
  gmake DESTDIR=$SB_BUILD_ROOT PREFIX=/home/joel/rtems-cron-5/tools/5 install
  cd ${build_top}
==============================================================================
RTEMS Tools Project <users at rtems.org> Wed Oct 30 01:07:54 2019
==============================================================================
Report: devel/dtc-1.4.1-1.cfg
------------------------------------------------------------------------------
RTEMS Source Builder Repository Status
 Remotes:
   1: origin: git://git.rtems.org/rtems-source-builder.git
 Status:
  Clean
 Head:
  Commit: 5ecf0181b494db3c93a5d88cc9e91a663ff47583
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (1) devel/dtc-1.4.1-1.cfg
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (2) devel/dtc-1.4.1-1.cfg
------------------------------------------------------------------------------
Package: dtc-1.4.1-i386-freebsd12.0-1
 Config: devel/dtc-1.4.1-1.cfg
 Summary:
  Device Tree Compiler v1.4.1 for target  on host i386-freebsd12.0
 URL:
  http://www.jdl.com/software/
 Version:
  1.4.1
 Release:
  1
  Sources: 1
    1: https://www.kernel.org/pub/software/utils/dtc/dtc-1.4.1.tar.gz
       sha256: 03e74e4ee9378be15f19eb24197dfa32070efc3c85e93269e56d7ade133e359f
  Patches: 0
 Preparation:
  build_top=$(pwd)
  %setup source dtc -q -n dtc-1.4.1
  %setup patch dtc -p1
  cd ${build_top}
 Build:
  build_top=$(pwd)
  cd dtc-1.4.1
  # Build and build flags means force build == host
  # gcc is not ready to be compiled with -std=gnu99
  LDFLAGS="${SB_HOST_LDFLAGS}"
  LIBS="${SB_HOST_LIBS}"
  CC=$(echo "/usr/bin/cc ${SB_CFLAGS}" | sed -e 's,-std=gnu99 ,,')
  CXX=$(echo "/usr/bin/c++ ${SB_CXXFLAGS}" | sed -e 's,-std=gnu99 ,,')
  CC_FOR_BUILD=${CC}
  CXX_FOR_BUILD=${CXX}
  export CC CXX CC_FOR_BUILD CXX_FOR_BUILD CFLAGS LDFLAGS LIBS
  gmake PREFIX=/home/joel/rtems-cron-5/tools/5
  cd ${build_top}
 Install:
  build_top=$(pwd)
  rm -rf $SB_BUILD_ROOT
  cd dtc-1.4.1
  gmake DESTDIR=$SB_BUILD_ROOT PREFIX=/home/joel/rtems-cron-5/tools/5 install
  cd ${build_top}


More information about the build mailing list