Build FreeBSD: FAILED devel/spike on x86_64-freebsd12.1 (spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1)
joel at rtems.org
joel at rtems.org
Sat Apr 4 23:25:36 UTC 2020
RTEMS Source Builder - Set Builder, 5 (113c65cb56d0)
Host: FreeBSD-12.1-RELEASE-p3-amd64-64bit-ELF
FreeBSD rtbf64b 12.1-RELEASE-p3 FreeBSD 12.1-RELEASE-p3 GENERIC amd64
amd64
Build Time: 0:00:10.875295
= = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
Build FAILED: spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
x -rw-rw-r-- 0 root root 87 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vssw_v.h
x -rw-rw-r-- 0 root root 43 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsub_vv.h
x -rw-rw-r-- 0 root root 78 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsub_vx.h
x -rw-rw-r-- 0 root root 887 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsuxb_v.h
x -rw-rw-r-- 0 root root 927 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsuxe_v.h
x -rw-rw-r-- 0 root root 773 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsuxh_v.h
x -rw-rw-r-- 0 root root 651 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsuxw_v.h
x -rw-rw-r-- 0 root root 88 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsw_v.h
x -rw-rw-r-- 0 root root 135 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsxb_v.h
x -rw-rw-r-- 0 root root 383 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsxe_v.h
x -rw-rw-r-- 0 root root 137 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsxh_v.h
x -rw-rw-r-- 0 root root 137 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vsxw_v.h
x -rw-rw-r-- 0 root root 117 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwadd_vv.h
x -rw-rw-r-- 0 root root 118 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwadd_vx.h
x -rw-rw-r-- 0 root root 99 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwadd_wv.h
x -rw-rw-r-- 0 root root 101 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwadd_wx.h
x -rw-rw-r-- 0 root root 119 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwaddu_vv.h
x -rw-rw-r-- 0 root root 120 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwaddu_vx.h
x -rw-rw-r-- 0 root root 101 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwaddu_wv.h
x -rw-rw-r-- 0 root root 102 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwaddu_wx.h
x -rw-rw-r-- 0 root root 121 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmacc_vv.h
x -rw-rw-r-- 0 root root 122 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmacc_vx.h
x -rw-rw-r-- 0 root root 138 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccsu_vv.h
x -rw-rw-r-- 0 root root 139 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccsu_vx.h
x -rw-rw-r-- 0 root root 123 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccu_vv.h
x -rw-rw-r-- 0 root root 124 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccu_vx.h
x -rw-rw-r-- 0 root root 139 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccus_vx.h
x -rw-rw-r-- 0 root root 117 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmul_vv.h
x -rw-rw-r-- 0 root root 118 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmul_vx.h
x -rw-rw-r-- 0 root root 431 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmulsu_vv.h
x -rw-rw-r-- 0 root root 432 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmulsu_vx.h
x -rw-rw-r-- 0 root root 119 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmulu_vv.h
x -rw-rw-r-- 0 root root 119 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmulu_vx.h
x -rw-rw-r-- 0 root root 79 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwredsum_vs.h
x -rw-rw-r-- 0 root root 80 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwredsumu_vs.h
x -rw-rw-r-- 0 root root 117 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsub_vv.h
x -rw-rw-r-- 0 root root 118 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsub_vx.h
x -rw-rw-r-- 0 root root 99 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsub_wv.h
x -rw-rw-r-- 0 root root 100 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsub_wx.h
x -rw-rw-r-- 0 root root 119 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsubu_vv.h
x -rw-rw-r-- 0 root root 120 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsubu_vx.h
x -rw-rw-r-- 0 root root 101 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsubu_wv.h
x -rw-rw-r-- 0 root root 102 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsubu_wx.h
x -rw-rw-r-- 0 root root 45 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vxor_vi.h
x -rw-rw-r-- 0 root root 43 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vxor_vv.h
x -rw-rw-r-- 0 root root 43 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vxor_vx.h
x -rw-rw-r-- 0 root root 80 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/wfi.h
x -rw-rw-r-- 0 root root 21 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/xor.h
x -rw-rw-r-- 0 root root 30 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/xori.h
x -rw-rw-r-- 0 root root 11335 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/interactive.cc
x -rw-rw-r-- 0 root root 5138 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/jtag_dtm.cc
x -rw-rw-r-- 0 root root 1310 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/jtag_dtm.h
x -rw-rw-r-- 0 root root 1099 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/memtracer.h
x -rw-rw-r-- 0 root root 2932 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/mmio_plugin.h
x -rw-rw-r-- 0 root root 10507 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/mmu.cc
x -rw-rw-r-- 0 root root 13282 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/mmu.h
x -rw-rw-r-- 0 root root 7422 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/opcodes.h
x -rw-rw-r-- 0 root root 33161 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/processor.cc
x -rw-rw-r-- 0 root root 11432 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/processor.h
x -rw-rw-r-- 0 root root 1045 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/regnames.cc
x -rw-rw-r-- 0 root root 4842 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/remote_bitbang.cc
x -rw-rw-r-- 0 root root 648 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/remote_bitbang.h
x -rw-rw-r-- 0 root root 2024 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/riscv.ac
x -rw-rw-r-- 0 root root 8991 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/riscv.mk.in
x -rw-rw-r-- 0 root root 1162 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/rocc.cc
x -rw-rw-r-- 0 root root 724 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/rocc.h
x -rw-rw-r-- 0 root root 353 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/rom.cc
x -rw-rw-r-- 0 root root 6289 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/sim.cc
x -rw-rw-r-- 0 root root 5124 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/sim.h
x -rw-rw-r-- 0 root root 597 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/simif.h
x -rw-rw-r-- 0 root root 200 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/tracer.h
x -rw-rw-r-- 0 root root 259 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/trap.cc
x -rw-rw-r-- 0 root root 1845 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/trap.h
x drwxrwxr-x 0 root root 0 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/
x -rwxrwxr-x 0 root root 44892 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/config.guess
x -rwxrwxr-x 0 root root 33463 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/config.sub
x -rwxrwxr-x 0 root root 4772 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/install.sh
x -rwxrwxr-x 0 root root 736 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/mk-install-dirs.sh
x -rwxrwxr-x 0 root root 4117 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/vcs-version.sh
x drwxrwxr-x 0 root root 0 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/
x -rw-rw-r-- 0 root root 2892 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_add.c
x -rwxrwxr-x 0 root root 1220 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_classify.c
x -rw-rw-r-- 0 root root 7769 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_div.c
x -rw-rw-r-- 0 root root 2690 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_eq.c
x -rw-rw-r-- 0 root root 2527 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_eq_signaling.c
x -rw-rw-r-- 0 root root 2071 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_isSignalingNaN.c
x -rw-rw-r-- 0 root root 2748 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_le.c
x -rw-rw-r-- 0 root root 2927 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_le_quiet.c
x -rw-rw-r-- 0 root root 2744 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_lt.c
x -rw-rw-r-- 0 root root 2923 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_lt_quiet.c
x -rw-rw-r-- 0 root root 6117 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_mul.c
x -rw-rw-r-- 0 root root 2395 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_mulAdd.c
x -rw-rw-r-- 0 root root 7468 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_rem.c
x -rw-rw-r-- 0 root root 6600 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_roundToInt.c
x -rw-rw-r-- 0 root root 8649 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_sqrt.c
x -rw-rw-r-- 0 root root 2892 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_sub.c
x -rw-rw-r-- 0 root root 3837 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_f16.c
x -rw-rw-r-- 0 root root 3845 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_f32.c
x -rw-rw-r-- 0 root root 3977 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_f64.c
x -rw-rw-r-- 0 root root 3479 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_i32.c
x -rw-rw-r-- 0 root root 3980 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_i32_r_minMag.c
x -rw-rw-r-- 0 root root 4072 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_i64.c
x -rw-rw-r-- 0 root root 4781 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_i64_r_minMag.c
x -rw-rw-r-- 0 root root 3463 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_ui32.c
x -rw-rw-r-- 0 root root 3654 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_ui32_r_minMag.c
x -rw-rw-r-- 0 root root 4079 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_ui64.c
x -rw-rw-r-- 0 root root 4426 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_ui64_r_minMag.c
x -rw-rw-r-- 0 root root 2607 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_add.c
x -rw-rw-r-- 0 root root 6492 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_div.c
x -rw-rw-r-- 0 root root 2462 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_eq.c
x -rw-rw-r-- 0 root root 2332 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_eq_signaling.c
x -rw-rw-r-- 0 root root 2059 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_isSignalingNaN.c
x -rw-rw-r-- 0 root root 2477 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_le.c
x -rw-rw-r-- 0 root root 2623 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_le_quiet.c
x -rw-rw-r-- 0 root root 2482 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_lt.c
x -rw-rw-r-- 0 root root 2628 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_lt_quiet.c
x -rw-rw-r-- 0 root root 5097 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_mul.c
x -rw-rw-r-- 0 root root 2258 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_mulAdd.c
x -rw-rw-r-- 0 root root 6376 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_rem.c
x -rw-rw-r-- 0 root root 4425 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_roundToInt.c
x -rw-rw-r-- 0 root root 5216 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_sqrt.c
x -rw-rw-r-- 0 root root 2607 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_sub.c
x -rw-rw-r-- 0 root root 3688 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_f128.c
x -rw-rw-r-- 0 root root 3590 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_f32.c
x -rw-rw-r-- 0 root root 3592 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_f64.c
x -rw-rw-r-- 0 root root 3402 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_i32.c
x -rw-rw-r-- 0 root root 3585 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_i32_r_minMag.c
x -rw-rw-r-- 0 root root 3402 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_i64.c
x -rw-rw-r-- 0 root root 3585 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_i64_r_minMag.c
x -rw-rw-r-- 0 root root 3347 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_ui32.c
x -rw-rw-r-- 0 root root 3562 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_ui32_r_minMag.c
x -rw-rw-r-- 0 root root 3347 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_ui64.c
x -rw-rw-r-- 0 root root 3562 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_ui64_r_minMag.c
x -rw-rw-r-- 0 root root 2607 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_add.c
x -rwxrwxr-x 0 root root 1127 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_classify.c
x -rw-rw-r-- 0 root root 6323 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_div.c
x -rw-rw-r-- 0 root root 2455 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_eq.c
x -rw-rw-r-- 0 root root 2325 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_eq_signaling.c
x -rw-rw-r-- 0 root root 2052 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_isSignalingNaN.c
x -rw-rw-r-- 0 root root 2470 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_le.c
x -rw-rw-r-- 0 root root 2616 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_le_quiet.c
x -rw-rw-r-- 0 root root 2475 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_lt.c
x -rw-rw-r-- 0 root root 2621 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_lt_quiet.c
x -rw-rw-r-- 0 root root 5063 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_mul.c
x -rw-rw-r-- 0 root root 2251 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_mulAdd.c
x -rw-rw-r-- 0 root root 6317 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_rem.c
x -rw-rw-r-- 0 root root 4425 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_roundToInt.c
x -rw-rw-r-- 0 root root 4623 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_sqrt.c
x -rw-rw-r-- 0 root root 2607 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_sub.c
x -rw-rw-r-- 0 root root 3690 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_f128.c
x -rw-rw-r-- 0 root root 3460 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_f16.c
x -rw-rw-r-- 0 root root 3594 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_f64.c
x -rw-rw-r-- 0 root root 3394 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_i32.c
x -rw-rw-r-- 0 root root 3638 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_i32_r_minMag.c
x -rw-rw-r-- 0 root root 3787 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_i64.c
x -rw-rw-r-- 0 root root 3780 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_i64_r_minMag.c
x -rw-rw-r-- 0 root root 3406 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_ui32.c
x -rw-rw-r-- 0 root root 3538 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_ui32_r_minMag.c
x -rw-rw-r-- 0 root root 3794 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_ui64.c
x -rw-rw-r-- 0 root root 3638 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_ui64_r_minMag.c
x -rw-rw-r-- 0 root root 2699 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_add.c
x -rwxrwxr-x 0 root root 1128 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_classify.c
x -rw-rw-r-- 0 root root 6427 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_div.c
x -rw-rw-r-- 0 root root 2474 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_eq.c
x -rw-rw-r-- 0 root root 2344 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_eq_signaling.c
x -rw-rw-r-- 0 root root 2052 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_isSignalingNaN.c
x -rw-rw-r-- 0 root root 2501 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_le.c
x -rw-rw-r-- 0 root root 2647 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_le_quiet.c
x -rw-rw-r-- 0 root root 2499 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_lt.c
x -rw-rw-r-- 0 root root 2645 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_lt_quiet.c
x -rw-rw-r-- 0 root root 5494 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_mul.c
x -rw-rw-r-- 0 root root 2251 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_mulAdd.c
x -rw-rw-r-- 0 root root 7059 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_rem.c
x -rw-rw-r-- 0 root root 4452 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_roundToInt.c
x -rw-rw-r-- 0 root root 5184 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_sqrt.c
x -rw-rw-r-- 0 root root 2699 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_sub.c
x -rw-rw-r-- 0 root root 3773 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_f128.c
x -rw-rw-r-- 0 root root 3473 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_f16.c
x -rw-rw-r-- 0 root root 3477 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_f32.c
x -rw-rw-r-- 0 root root 3348 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_i32.c
x -rw-rw-r-- 0 root root 3858 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_i32_r_minMag.c
x -rw-rw-r-- 0 root root 3996 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_i64.c
x -rw-rw-r-- 0 root root 4205 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_i64_r_minMag.c
x -rw-rw-r-- 0 root root 3360 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_ui32.c
x -rw-rw-r-- 0 root root 3567 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_ui32_r_minMag.c
x -rw-rw-r-- 0 root root 4003 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_ui64.c
x -rw-rw-r-- 0 root root 3721 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_ui64_r_minMag.c
x -rw-rw-r-- 0 root root 4517 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/fall_maxmin.c
x -rw-rw-r-- 0 root root 2437 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i32_to_f128.c
x -rw-rw-r-- 0 root root 2726 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i32_to_f16.c
x -rw-rw-r-- 0 root root 2275 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i32_to_f32.c
x -rw-rw-r-- 0 root root 2438 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i32_to_f64.c
x -rw-rw-r-- 0 root root 2686 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i64_to_f128.c
x -rw-rw-r-- 0 root root 2691 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i64_to_f16.c
x -rw-rw-r-- 0 root root 2691 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i64_to_f32.c
x -rw-rw-r-- 0 root root 2297 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i64_to_f64.c
x -rw-rw-r-- 0 root root 10751 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/internals.h
x -rw-rw-r-- 0 root root 2347 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/platform.h
x -rw-rw-r-- 0 root root 3419 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/primitiveTypes.h
x -rw-rw-r-- 0 root root 51745 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/primitives.h
x -rw-rw-r-- 0 root root 2111 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_add128.c
x -rw-rw-r-- 0 root root 2401 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_add256M.c
x -rw-rw-r-- 0 root root 2514 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addCarryM.c
x -rw-rw-r-- 0 root root 2525 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addComplCarryM.c
x -rw-rw-r-- 0 root root 2492 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addM.c
x -rw-rw-r-- 0 root root 5037 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addMagsF128.c
x -rw-rw-r-- 0 root root 6761 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addMagsF16.c
x -rw-rw-r-- 0 root root 4705 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addMagsF32.c
x -rw-rw-r-- 0 root root 4762 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addMagsF64.c
x -rw-rw-r-- 0 root root 2614 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_approxRecip32_1.c
x -rw-rw-r-- 0 root root 2921 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_approxRecipSqrt32_1.c
x -rw-rw-r-- 0 root root 2275 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_approxRecipSqrt_1Ks.c
x -rw-rw-r-- 0 root root 2267 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_approxRecip_1Ks.c
x -rw-rw-r-- 0 root root 2455 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_commonNaNToF128UI.c
x -rw-rw-r-- 0 root root 205 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_commonNaNToF16UI.c
x -rw-rw-r-- 0 root root 205 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_commonNaNToF32UI.c
x -rw-rw-r-- 0 root root 205 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_commonNaNToF64UI.c
x -rw-rw-r-- 0 root root 2364 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_compare128M.c
x -rw-rw-r-- 0 root root 2362 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_compare96M.c
x -rw-rw-r-- 0 root root 2233 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_countLeadingZeros16.c
x -rw-rw-r-- 0 root root 2310 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_countLeadingZeros32.c
x -rw-rw-r-- 0 root root 2650 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_countLeadingZeros64.c
x -rw-rw-r-- 0 root root 2770 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_countLeadingZeros8.c
x -rw-rw-r-- 0 root root 2037 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_eq128.c
x -rw-rw-r-- 0 root root 205 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_f128UIToCommonNaN.c
x -rw-rw-r-- 0 root root 205 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_f16UIToCommonNaN.c
x -rw-rw-r-- 0 root root 205 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_f32UIToCommonNaN.c
x -rw-rw-r-- 0 root root 205 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_f64UIToCommonNaN.c
x -rw-rw-r-- 0 root root 2054 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_le128.c
x -rw-rw-r-- 0 root root 2053 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_lt128.c
x -rw-rw-r-- 0 root root 2298 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul128By32.c
x -rw-rw-r-- 0 root root 4118 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul128MTo256M.c
x -rw-rw-r-- 0 root root 2692 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul128To256M.c
x -rw-rw-r-- 0 root root 2204 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul64ByShifted32To128.c
x -rw-rw-r-- 0 root root 2416 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul64To128.c
x -rw-rw-r-- 0 root root 2506 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul64To128M.c
x -rw-rw-r-- 0 root root 13492 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mulAddF128.c
x -rw-rw-r-- 0 root root 8247 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mulAddF16.c
x -rw-rw-r-- 0 root root 8272 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mulAddF32.c
x -rw-rw-r-- 0 root root 18253 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mulAddF64.c
x -rw-rw-r-- 0 root root 2352 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_negXM.c
x -rw-rw-r-- 0 root root 3063 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normRoundPackToF128.c
x -rw-rw-r-- 0 root root 2382 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normRoundPackToF16.c
x -rw-rw-r-- 0 root root 2382 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normRoundPackToF32.c
x -rw-rw-r-- 0 root root 2385 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normRoundPackToF64.c
x -rw-rw-r-- 0 root root 2579 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normSubnormalF128Sig.c
x -rw-rw-r-- 0 root root 2144 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normSubnormalF16Sig.c
x -rw-rw-r-- 0 root root 2146 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normSubnormalF32Sig.c
x -rw-rw-r-- 0 root root 2147 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normSubnormalF64Sig.c
x -rw-rw-r-- 0 root root 3012 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_propagateNaNF128UI.c
x -rw-rw-r-- 0 root root 2604 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_propagateNaNF16UI.c
x -rw-rw-r-- 0 root root 2598 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_propagateNaNF32UI.c
x -rw-rw-r-- 0 root root 2598 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_propagateNaNF64UI.c
x -rw-rw-r-- 0 root root 3169 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_remStepMBy32.c
x -rw-rw-r-- 0 root root 3514 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundMToI64.c
x -rw-rw-r-- 0 root root 3408 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundMToUI64.c
x -rw-rw-r-- 0 root root 3513 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackMToI64.c
x -rw-rw-r-- 0 root root 3407 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackMToUI64.c
x -rw-rw-r-- 0 root root 6709 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToF128.c
x -rw-rw-r-- 0 root root 4763 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToF16.c
x -rw-rw-r-- 0 root root 4778 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToF32.c
x -rw-rw-r-- 0 root root 4880 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToF64.c
x -rw-rw-r-- 0 root root 3434 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToI32.c
x -rw-rw-r-- 0 root root 3459 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToI64.c
x -rw-rw-r-- 0 root root 3303 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToUI32.c
x -rw-rw-r-- 0 root root 3348 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToUI64.c
x -rw-rw-r-- 0 root root 3441 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundToI32.c
x -rw-rw-r-- 0 root root 3460 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundToI64.c
x -rw-rw-r-- 0 root root 3310 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundToUI32.c
x -rw-rw-r-- 0 root root 3349 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundToUI64.c
x -rw-rw-r-- 0 root root 2562 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam128.c
x -rw-rw-r-- 0 root root 2758 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam128Extra.c
x -rw-rw-r-- 0 root root 4022 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam256M.c
x -rw-rw-r-- 0 root root 2076 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam32.c
x -rw-rw-r-- 0 root root 2076 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam64.c
x -rw-rw-r-- 0 root root 2290 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam64Extra.c
x -rw-rw-r-- 0 root root 2137 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftLeft128.c
x -rw-rw-r-- 0 root root 2183 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftLeft64To96M.c
x -rw-rw-r-- 0 root root 2140 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRight128.c
x -rw-rw-r-- 0 root root 2614 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightExtendM.c
x -rw-rw-r-- 0 root root 2265 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightJam128.c
x -rw-rw-r-- 0 root root 2295 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightJam128Extra.c
x -rw-rw-r-- 0 root root 2061 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightJam64.c
x -rw-rw-r-- 0 root root 2171 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightJam64Extra.c
x -rw-rw-r-- 0 root root 2543 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightM.c
x -rw-rw-r-- 0 root root 2109 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_sub128.c
x -rw-rw-r-- 0 root root 2293 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_sub1XM.c
x -rw-rw-r-- 0 root root 2405 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_sub256M.c
x -rw-rw-r-- 0 root root 2496 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subM.c
x -rw-rw-r-- 0 root root 4748 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subMagsF128.c
x -rw-rw-r-- 0 root root 7061 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subMagsF16.c
x -rw-rw-r-- 0 root root 5481 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subMagsF32.c
x -rw-rw-r-- 0 root root 5533 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subMagsF64.c
x -rw-rw-r-- 0 root root 0 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat.ac
x -rw-rw-r-- 0 root root 17886 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat.h
x -rw-rw-r-- 0 root root 4473 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat.mk.in
x -rw-rw-r-- 0 root root 2390 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat_raiseFlags.c
x -rw-rw-r-- 0 root root 2253 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat_state.c
x -rw-rw-r-- 0 root root 4046 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat_types.h
x -rw-rw-r-- 0 root root 21362 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/specialize.h
x -rw-rw-r-- 0 root root 2305 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui32_to_f128.c
x -rw-rw-r-- 0 root root 2547 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui32_to_f16.c
x -rw-rw-r-- 0 root root 2202 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui32_to_f32.c
x -rw-rw-r-- 0 root root 2269 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui32_to_f64.c
x -rw-rw-r-- 0 root root 2551 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui64_to_f128.c
x -rw-rw-r-- 0 root root 2521 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui64_to_f16.c
x -rw-rw-r-- 0 root root 2521 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui64_to_f32.c
x -rw-rw-r-- 0 root root 2276 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui64_to_f64.c
x drwxrwxr-x 0 root root 0 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/
x -rw-rw-r-- 0 root root 40812 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/disasm.cc
x -rw-rw-r-- 0 root root 1957 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike-dasm.cc
x -rw-rw-r-- 0 root root 1556 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike-log-parser.cc
x -rw-rw-r-- 0 root root 13687 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike.cc
x -rw-rw-r-- 0 root root 0 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike_main.ac
x -rw-rw-r-- 0 root root 224 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike_main.mk.in
x -rw-rw-r-- 0 root root 611 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/termios-xspike.cc
x -rw-rw-r-- 0 root root 2064 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/xspike.cc
x drwxrwxr-x 0 root root 0 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/tests/
x -rwxrwxr-x 0 root root 715 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/tests/ebreak.py
x -rw-rw-r-- 0 root root 76 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/tests/ebreak.s
x -rw-rw-r-- 0 root root 3439 Mar 24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/tests/testlib.py
+ tar_exit=0
+ cd riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd
+ /bin/chmod -R a+rX,g-w,o-w .
+ cd /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1
==> clean %{buildroot}: /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1-1002
+ SB_CXC=no
+ echo '==> clean %{buildroot}: /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1-1002'
+ /bin/rm -rf /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1-1002
+ /bin/mkdir -p /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1-1002
+ echo '==> %build:'
==> %build:
+ pwd
+ build_top=/usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1
+ cd riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd
+ ./configure '--prefix=/home/joel/rtems-cron-5/tools/5' '--with-fesvr=/home/joel/rtems-cron-5/tools/5'
configure: WARNING: unrecognized options: --with-fesvr
checking build system type... x86_64-unknown-freebsd12.1
checking host system type... x86_64-unknown-freebsd12.1
checking for gcc... gcc
checking whether the C compiler works... yes
checking for C compiler default output file name... a.out
checking for suffix of executables...
checking whether we are cross compiling... no
checking for suffix of object files... o
checking whether we are using the GNU C compiler... yes
checking whether gcc accepts -g... yes
checking for gcc option to accept ISO C89... none needed
checking for g++... g++
checking whether we are using the GNU C++ compiler... yes
checking whether g++ accepts -g... yes
checking for ar... ar
checking for ranlib... ranlib
checking for dtc... /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-1002/devel/spike/home/joel/rtems-cron-5/tools/5/bin/dtc
checking how to run the C++ preprocessor... g++ -E
checking for grep that handles long lines and -e... /usr/bin/grep
checking for egrep... /usr/bin/grep -E
checking for ANSI C header files... yes
checking for sys/types.h... yes
checking for sys/stat.h... yes
checking for stdlib.h... yes
checking for string.h... yes
checking for memory.h... yes
checking for strings.h... yes
checking for inttypes.h... yes
checking for stdint.h... yes
checking for unistd.h... yes
checking whether byte ordering is bigendian... no
checking for a BSD-compatible install... /usr/bin/install -c
checking for ANSI C header files... (cached) yes
checking for __int128_t... yes
checking whether the linker accepts -Wl,--export-dynamic... yes
configure: configuring default subproject : fesvr
checking for pthread_create in -lpthread... yes
configure: configuring default subproject : riscv
checking for library containing dlopen... none required
checking for pthread_create in -lpthread... (cached) yes
configure: configuring default subproject : dummy_rocc
configure: configuring default subproject : softfloat
configure: configuring default subproject : spike_main
configure: creating ./config.status
config.status: creating fesvr.mk
config.status: creating riscv.mk
config.status: creating dummy_rocc.mk
config.status: creating softfloat.mk
config.status: creating spike_main.mk
config.status: creating Makefile
config.status: creating riscv-spike.pc
config.status: creating riscv-riscv.pc
config.status: creating riscv-fesvr.pc
config.status: creating riscv-softfloat.pc
config.status: creating riscv-dummy_rocc.pc
config.status: creating riscv-spike_main.pc
config.status: creating config.h
configure: WARNING: unrecognized options: --with-fesvr
+ gmake -j 4 'all$'
gmake: *** No rule to make target 'all$'. Stop.
shell cmd failed: /bin/sh -ex /usr/home/joel/rtems-cron-5/rtems-source-builder/bare/build/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1/do-build
error: building spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1
See error report: rsb-report-spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1.txt
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Output
======
Build Set: devel/spike
config: devel/dtc-1.4.1-1.cfg
package: dtc-1.4.1-x86_64-freebsd12.1-1
building: dtc-1.4.1-x86_64-freebsd12.1-1
sizes: dtc-1.4.1-x86_64-freebsd12.1-1: 3.139MB (installed: 890.354KB)
cleaning: dtc-1.4.1-x86_64-freebsd12.1-1
reporting: devel/dtc-1.4.1-1.cfg -> dtc-1.4.1-x86_64-freebsd12.1-1.txt
reporting: devel/dtc-1.4.1-1.cfg -> dtc-1.4.1-x86_64-freebsd12.1-1.xml
config: devel/spike-1.1.0.cfg
package: spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1
building: spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1
error: building spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1
Build FAILED
See error report: rsb-report-spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1.txt
error: building spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-freebsd12.1-1
Mailing report: build at rtems.org
Report
======
==============================================================================
RTEMS Tools Project <users at rtems.org> Sat Apr 4 18:25:33 2020
==============================================================================
Report: devel/dtc-1.4.1-1.cfg
------------------------------------------------------------------------------
RTEMS Source Builder Repository Status
Remotes:
1: origin: git://git.rtems.org/rtems-source-builder.git
Status:
Clean
Head:
Commit: 113c65cb56d04c59a0e145f85864fb431419dfa9
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (1) devel/dtc-1.4.1-1.cfg
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (2) devel/dtc-1.4.1-1.cfg
------------------------------------------------------------------------------
Package: dtc-1.4.1-x86_64-freebsd12.1-1
Config: devel/dtc-1.4.1-1.cfg
Summary:
Device Tree Compiler v1.4.1 for target on host x86_64-freebsd12.1
URL:
http://www.jdl.com/software/
Version:
1.4.1
Release:
1
Sources: 1
1: https://www.kernel.org/pub/software/utils/dtc/dtc-1.4.1.tar.gz
sha256: 03e74e4ee9378be15f19eb24197dfa32070efc3c85e93269e56d7ade133e359f
Patches: 0
Preparation:
build_top=$(pwd)
%setup source dtc -q -n dtc-1.4.1
%setup patch dtc -p1
cd ${build_top}
Build:
build_top=$(pwd)
cd dtc-1.4.1
# Build and build flags means force build == host
# gcc is not ready to be compiled with -std=gnu99
LDFLAGS="${SB_HOST_LDFLAGS}"
LIBS="${SB_HOST_LIBS}"
CC=$(echo "/usr/bin/cc ${SB_CFLAGS}" | sed -e 's,-std=gnu99 ,,')
CXX=$(echo "/usr/bin/c++ ${SB_CXXFLAGS}" | sed -e 's,-std=gnu99 ,,')
CC_FOR_BUILD=${CC}
CXX_FOR_BUILD=${CXX}
export CC CXX CC_FOR_BUILD CXX_FOR_BUILD CFLAGS LDFLAGS LIBS
gmake PREFIX=/home/joel/rtems-cron-5/tools/5
cd ${build_top}
Install:
build_top=$(pwd)
rm -rf $SB_BUILD_ROOT
cd dtc-1.4.1
gmake DESTDIR=$SB_BUILD_ROOT PREFIX=/home/joel/rtems-cron-5/tools/5 install
cd ${build_top}
==============================================================================
RTEMS Tools Project <users at rtems.org> Sat Apr 4 18:25:33 2020
==============================================================================
Report: devel/dtc-1.4.1-1.cfg
------------------------------------------------------------------------------
RTEMS Source Builder Repository Status
Remotes:
1: origin: git://git.rtems.org/rtems-source-builder.git
Status:
Clean
Head:
Commit: 113c65cb56d04c59a0e145f85864fb431419dfa9
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (1) devel/dtc-1.4.1-1.cfg
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (2) devel/dtc-1.4.1-1.cfg
------------------------------------------------------------------------------
Package: dtc-1.4.1-x86_64-freebsd12.1-1
Config: devel/dtc-1.4.1-1.cfg
Summary:
Device Tree Compiler v1.4.1 for target on host x86_64-freebsd12.1
URL:
http://www.jdl.com/software/
Version:
1.4.1
Release:
1
Sources: 1
1: https://www.kernel.org/pub/software/utils/dtc/dtc-1.4.1.tar.gz
sha256: 03e74e4ee9378be15f19eb24197dfa32070efc3c85e93269e56d7ade133e359f
Patches: 0
Preparation:
build_top=$(pwd)
%setup source dtc -q -n dtc-1.4.1
%setup patch dtc -p1
cd ${build_top}
Build:
build_top=$(pwd)
cd dtc-1.4.1
# Build and build flags means force build == host
# gcc is not ready to be compiled with -std=gnu99
LDFLAGS="${SB_HOST_LDFLAGS}"
LIBS="${SB_HOST_LIBS}"
CC=$(echo "/usr/bin/cc ${SB_CFLAGS}" | sed -e 's,-std=gnu99 ,,')
CXX=$(echo "/usr/bin/c++ ${SB_CXXFLAGS}" | sed -e 's,-std=gnu99 ,,')
CC_FOR_BUILD=${CC}
CXX_FOR_BUILD=${CXX}
export CC CXX CC_FOR_BUILD CXX_FOR_BUILD CFLAGS LDFLAGS LIBS
gmake PREFIX=/home/joel/rtems-cron-5/tools/5
cd ${build_top}
Install:
build_top=$(pwd)
rm -rf $SB_BUILD_ROOT
cd dtc-1.4.1
gmake DESTDIR=$SB_BUILD_ROOT PREFIX=/home/joel/rtems-cron-5/tools/5 install
cd ${build_top}
More information about the build
mailing list