Build Linux: FAILED devel/spike on x86_64-linux-gnu (spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1)

OAR Tester rtems-tester at oarcorp.com
Sat Apr 30 09:54:08 UTC 2022 

RTEMS Source Builder - Set Builder, 5 (52ca7d38aae2)

Host: Linux-5.11.0-49-generic-x86_64-with-Ubuntu-21.04-hirsute
       Linux VM-Ubuntu21.rtems.com 5.11.0-49-generic #55-Ubuntu SMP Wed Jan 12
       17:36:34 UTC 2022 x86_64 x86_64

Build Time: 0:00:07.329791

= = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = 
Build FAILED: spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
-rw-rw-r-- root/root       102 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwaddu_wx.h
-rw-rw-r-- root/root       121 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmacc_vv.h
-rw-rw-r-- root/root       122 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmacc_vx.h
-rw-rw-r-- root/root       138 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccsu_vv.h
-rw-rw-r-- root/root       139 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccsu_vx.h
-rw-rw-r-- root/root       123 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccu_vv.h
-rw-rw-r-- root/root       124 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccu_vx.h
-rw-rw-r-- root/root       139 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmaccus_vx.h
-rw-rw-r-- root/root       117 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmul_vv.h
-rw-rw-r-- root/root       118 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmul_vx.h
-rw-rw-r-- root/root       431 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmulsu_vv.h
-rw-rw-r-- root/root       432 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmulsu_vx.h
-rw-rw-r-- root/root       119 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmulu_vv.h
-rw-rw-r-- root/root       119 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwmulu_vx.h
-rw-rw-r-- root/root        79 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwredsum_vs.h
-rw-rw-r-- root/root        80 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwredsumu_vs.h
-rw-rw-r-- root/root       117 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsub_vv.h
-rw-rw-r-- root/root       118 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsub_vx.h
-rw-rw-r-- root/root        99 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsub_wv.h
-rw-rw-r-- root/root       100 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsub_wx.h
-rw-rw-r-- root/root       119 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsubu_vv.h
-rw-rw-r-- root/root       120 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsubu_vx.h
-rw-rw-r-- root/root       101 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsubu_wv.h
-rw-rw-r-- root/root       102 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vwsubu_wx.h
-rw-rw-r-- root/root        45 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vxor_vi.h
-rw-rw-r-- root/root        43 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vxor_vv.h
-rw-rw-r-- root/root        43 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/vxor_vx.h
-rw-rw-r-- root/root        80 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/wfi.h
-rw-rw-r-- root/root        21 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/xor.h
-rw-rw-r-- root/root        30 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/insns/xori.h
-rw-rw-r-- root/root     11335 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/interactive.cc
-rw-rw-r-- root/root      5138 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/jtag_dtm.cc
-rw-rw-r-- root/root      1310 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/jtag_dtm.h
-rw-rw-r-- root/root      1099 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/memtracer.h
-rw-rw-r-- root/root      2932 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/mmio_plugin.h
-rw-rw-r-- root/root     10507 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/mmu.cc
-rw-rw-r-- root/root     13282 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/mmu.h
-rw-rw-r-- root/root      7422 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/opcodes.h
-rw-rw-r-- root/root     33161 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/processor.cc
-rw-rw-r-- root/root     11432 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/processor.h
-rw-rw-r-- root/root      1045 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/regnames.cc
-rw-rw-r-- root/root      4842 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/remote_bitbang.cc
-rw-rw-r-- root/root       648 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/remote_bitbang.h
-rw-rw-r-- root/root      2024 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/riscv.ac
-rw-rw-r-- root/root      8991 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/riscv.mk.in
-rw-rw-r-- root/root      1162 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/rocc.cc
-rw-rw-r-- root/root       724 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/rocc.h
-rw-rw-r-- root/root       353 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/rom.cc
-rw-rw-r-- root/root      6289 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/sim.cc
-rw-rw-r-- root/root      5124 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/sim.h
-rw-rw-r-- root/root       597 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/simif.h
-rw-rw-r-- root/root       200 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/tracer.h
-rw-rw-r-- root/root       259 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/trap.cc
-rw-rw-r-- root/root      1845 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/riscv/trap.h
drwxrwxr-x root/root         0 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/
-rwxrwxr-x root/root     44892 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/config.guess
-rwxrwxr-x root/root     33463 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/config.sub
-rwxrwxr-x root/root      4772 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/install.sh
-rwxrwxr-x root/root       736 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/mk-install-dirs.sh
-rwxrwxr-x root/root      4117 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/scripts/vcs-version.sh
drwxrwxr-x root/root         0 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/
-rw-rw-r-- root/root      2892 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_add.c
-rwxrwxr-x root/root      1220 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_classify.c
-rw-rw-r-- root/root      7769 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_div.c
-rw-rw-r-- root/root      2690 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_eq.c
-rw-rw-r-- root/root      2527 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_eq_signaling.c
-rw-rw-r-- root/root      2071 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_isSignalingNaN.c
-rw-rw-r-- root/root      2748 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_le.c
-rw-rw-r-- root/root      2927 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_le_quiet.c
-rw-rw-r-- root/root      2744 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_lt.c
-rw-rw-r-- root/root      2923 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_lt_quiet.c
-rw-rw-r-- root/root      6117 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_mul.c
-rw-rw-r-- root/root      2395 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_mulAdd.c
-rw-rw-r-- root/root      7468 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_rem.c
-rw-rw-r-- root/root      6600 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_roundToInt.c
-rw-rw-r-- root/root      8649 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_sqrt.c
-rw-rw-r-- root/root      2892 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_sub.c
-rw-rw-r-- root/root      3837 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_f16.c
-rw-rw-r-- root/root      3845 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_f32.c
-rw-rw-r-- root/root      3977 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_f64.c
-rw-rw-r-- root/root      3479 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_i32.c
-rw-rw-r-- root/root      3980 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_i32_r_minMag.c
-rw-rw-r-- root/root      4072 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_i64.c
-rw-rw-r-- root/root      4781 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_i64_r_minMag.c
-rw-rw-r-- root/root      3463 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_ui32.c
-rw-rw-r-- root/root      3654 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_ui32_r_minMag.c
-rw-rw-r-- root/root      4079 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_ui64.c
-rw-rw-r-- root/root      4426 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f128_to_ui64_r_minMag.c
-rw-rw-r-- root/root      2607 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_add.c
-rw-rw-r-- root/root      6492 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_div.c
-rw-rw-r-- root/root      2462 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_eq.c
-rw-rw-r-- root/root      2332 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_eq_signaling.c
-rw-rw-r-- root/root      2059 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_isSignalingNaN.c
-rw-rw-r-- root/root      2477 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_le.c
-rw-rw-r-- root/root      2623 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_le_quiet.c
-rw-rw-r-- root/root      2482 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_lt.c
-rw-rw-r-- root/root      2628 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_lt_quiet.c
-rw-rw-r-- root/root      5097 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_mul.c
-rw-rw-r-- root/root      2258 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_mulAdd.c
-rw-rw-r-- root/root      6376 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_rem.c
-rw-rw-r-- root/root      4425 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_roundToInt.c
-rw-rw-r-- root/root      5216 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_sqrt.c
-rw-rw-r-- root/root      2607 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_sub.c
-rw-rw-r-- root/root      3688 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_f128.c
-rw-rw-r-- root/root      3590 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_f32.c
-rw-rw-r-- root/root      3592 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_f64.c
-rw-rw-r-- root/root      3402 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_i32.c
-rw-rw-r-- root/root      3585 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_i32_r_minMag.c
-rw-rw-r-- root/root      3402 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_i64.c
-rw-rw-r-- root/root      3585 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_i64_r_minMag.c
-rw-rw-r-- root/root      3347 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_ui32.c
-rw-rw-r-- root/root      3562 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_ui32_r_minMag.c
-rw-rw-r-- root/root      3347 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_ui64.c
-rw-rw-r-- root/root      3562 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f16_to_ui64_r_minMag.c
-rw-rw-r-- root/root      2607 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_add.c
-rwxrwxr-x root/root      1127 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_classify.c
-rw-rw-r-- root/root      6323 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_div.c
-rw-rw-r-- root/root      2455 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_eq.c
-rw-rw-r-- root/root      2325 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_eq_signaling.c
-rw-rw-r-- root/root      2052 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_isSignalingNaN.c
-rw-rw-r-- root/root      2470 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_le.c
-rw-rw-r-- root/root      2616 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_le_quiet.c
-rw-rw-r-- root/root      2475 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_lt.c
-rw-rw-r-- root/root      2621 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_lt_quiet.c
-rw-rw-r-- root/root      5063 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_mul.c
-rw-rw-r-- root/root      2251 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_mulAdd.c
-rw-rw-r-- root/root      6317 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_rem.c
-rw-rw-r-- root/root      4425 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_roundToInt.c
-rw-rw-r-- root/root      4623 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_sqrt.c
-rw-rw-r-- root/root      2607 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_sub.c
-rw-rw-r-- root/root      3690 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_f128.c
-rw-rw-r-- root/root      3460 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_f16.c
-rw-rw-r-- root/root      3594 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_f64.c
-rw-rw-r-- root/root      3394 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_i32.c
-rw-rw-r-- root/root      3638 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_i32_r_minMag.c
-rw-rw-r-- root/root      3787 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_i64.c
-rw-rw-r-- root/root      3780 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_i64_r_minMag.c
-rw-rw-r-- root/root      3406 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_ui32.c
-rw-rw-r-- root/root      3538 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_ui32_r_minMag.c
-rw-rw-r-- root/root      3794 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_ui64.c
-rw-rw-r-- root/root      3638 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f32_to_ui64_r_minMag.c
-rw-rw-r-- root/root      2699 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_add.c
-rwxrwxr-x root/root      1128 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_classify.c
-rw-rw-r-- root/root      6427 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_div.c
-rw-rw-r-- root/root      2474 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_eq.c
-rw-rw-r-- root/root      2344 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_eq_signaling.c
-rw-rw-r-- root/root      2052 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_isSignalingNaN.c
-rw-rw-r-- root/root      2501 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_le.c
-rw-rw-r-- root/root      2647 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_le_quiet.c
-rw-rw-r-- root/root      2499 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_lt.c
-rw-rw-r-- root/root      2645 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_lt_quiet.c
-rw-rw-r-- root/root      5494 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_mul.c
-rw-rw-r-- root/root      2251 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_mulAdd.c
-rw-rw-r-- root/root      7059 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_rem.c
-rw-rw-r-- root/root      4452 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_roundToInt.c
-rw-rw-r-- root/root      5184 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_sqrt.c
-rw-rw-r-- root/root      2699 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_sub.c
-rw-rw-r-- root/root      3773 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_f128.c
-rw-rw-r-- root/root      3473 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_f16.c
-rw-rw-r-- root/root      3477 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_f32.c
-rw-rw-r-- root/root      3348 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_i32.c
-rw-rw-r-- root/root      3858 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_i32_r_minMag.c
-rw-rw-r-- root/root      3996 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_i64.c
-rw-rw-r-- root/root      4205 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_i64_r_minMag.c
-rw-rw-r-- root/root      3360 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_ui32.c
-rw-rw-r-- root/root      3567 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_ui32_r_minMag.c
-rw-rw-r-- root/root      4003 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_ui64.c
-rw-rw-r-- root/root      3721 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/f64_to_ui64_r_minMag.c
-rw-rw-r-- root/root      4517 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/fall_maxmin.c
-rw-rw-r-- root/root      2437 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i32_to_f128.c
-rw-rw-r-- root/root      2726 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i32_to_f16.c
-rw-rw-r-- root/root      2275 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i32_to_f32.c
-rw-rw-r-- root/root      2438 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i32_to_f64.c
-rw-rw-r-- root/root      2686 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i64_to_f128.c
-rw-rw-r-- root/root      2691 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i64_to_f16.c
-rw-rw-r-- root/root      2691 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i64_to_f32.c
-rw-rw-r-- root/root      2297 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/i64_to_f64.c
-rw-rw-r-- root/root     10751 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/internals.h
-rw-rw-r-- root/root      2347 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/platform.h
-rw-rw-r-- root/root      3419 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/primitiveTypes.h
-rw-rw-r-- root/root     51745 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/primitives.h
-rw-rw-r-- root/root      2111 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_add128.c
-rw-rw-r-- root/root      2401 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_add256M.c
-rw-rw-r-- root/root      2514 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addCarryM.c
-rw-rw-r-- root/root      2525 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addComplCarryM.c
-rw-rw-r-- root/root      2492 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addM.c
-rw-rw-r-- root/root      5037 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addMagsF128.c
-rw-rw-r-- root/root      6761 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addMagsF16.c
-rw-rw-r-- root/root      4705 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addMagsF32.c
-rw-rw-r-- root/root      4762 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_addMagsF64.c
-rw-rw-r-- root/root      2614 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_approxRecip32_1.c
-rw-rw-r-- root/root      2921 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_approxRecipSqrt32_1.c
-rw-rw-r-- root/root      2275 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_approxRecipSqrt_1Ks.c
-rw-rw-r-- root/root      2267 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_approxRecip_1Ks.c
-rw-rw-r-- root/root      2455 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_commonNaNToF128UI.c
-rw-rw-r-- root/root       205 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_commonNaNToF16UI.c
-rw-rw-r-- root/root       205 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_commonNaNToF32UI.c
-rw-rw-r-- root/root       205 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_commonNaNToF64UI.c
-rw-rw-r-- root/root      2364 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_compare128M.c
-rw-rw-r-- root/root      2362 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_compare96M.c
-rw-rw-r-- root/root      2233 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_countLeadingZeros16.c
-rw-rw-r-- root/root      2310 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_countLeadingZeros32.c
-rw-rw-r-- root/root      2650 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_countLeadingZeros64.c
-rw-rw-r-- root/root      2770 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_countLeadingZeros8.c
-rw-rw-r-- root/root      2037 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_eq128.c
-rw-rw-r-- root/root       205 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_f128UIToCommonNaN.c
-rw-rw-r-- root/root       205 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_f16UIToCommonNaN.c
-rw-rw-r-- root/root       205 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_f32UIToCommonNaN.c
-rw-rw-r-- root/root       205 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_f64UIToCommonNaN.c
-rw-rw-r-- root/root      2054 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_le128.c
-rw-rw-r-- root/root      2053 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_lt128.c
-rw-rw-r-- root/root      2298 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul128By32.c
-rw-rw-r-- root/root      4118 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul128MTo256M.c
-rw-rw-r-- root/root      2692 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul128To256M.c
-rw-rw-r-- root/root      2204 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul64ByShifted32To128.c
-rw-rw-r-- root/root      2416 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul64To128.c
-rw-rw-r-- root/root      2506 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mul64To128M.c
-rw-rw-r-- root/root     13492 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mulAddF128.c
-rw-rw-r-- root/root      8247 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mulAddF16.c
-rw-rw-r-- root/root      8272 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mulAddF32.c
-rw-rw-r-- root/root     18253 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_mulAddF64.c
-rw-rw-r-- root/root      2352 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_negXM.c
-rw-rw-r-- root/root      3063 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normRoundPackToF128.c
-rw-rw-r-- root/root      2382 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normRoundPackToF16.c
-rw-rw-r-- root/root      2382 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normRoundPackToF32.c
-rw-rw-r-- root/root      2385 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normRoundPackToF64.c
-rw-rw-r-- root/root      2579 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normSubnormalF128Sig.c
-rw-rw-r-- root/root      2144 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normSubnormalF16Sig.c
-rw-rw-r-- root/root      2146 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normSubnormalF32Sig.c
-rw-rw-r-- root/root      2147 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_normSubnormalF64Sig.c
-rw-rw-r-- root/root      3012 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_propagateNaNF128UI.c
-rw-rw-r-- root/root      2604 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_propagateNaNF16UI.c
-rw-rw-r-- root/root      2598 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_propagateNaNF32UI.c
-rw-rw-r-- root/root      2598 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_propagateNaNF64UI.c
-rw-rw-r-- root/root      3169 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_remStepMBy32.c
-rw-rw-r-- root/root      3514 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundMToI64.c
-rw-rw-r-- root/root      3408 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundMToUI64.c
-rw-rw-r-- root/root      3513 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackMToI64.c
-rw-rw-r-- root/root      3407 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackMToUI64.c
-rw-rw-r-- root/root      6709 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToF128.c
-rw-rw-r-- root/root      4763 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToF16.c
-rw-rw-r-- root/root      4778 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToF32.c
-rw-rw-r-- root/root      4880 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToF64.c
-rw-rw-r-- root/root      3434 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToI32.c
-rw-rw-r-- root/root      3459 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToI64.c
-rw-rw-r-- root/root      3303 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToUI32.c
-rw-rw-r-- root/root      3348 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundPackToUI64.c
-rw-rw-r-- root/root      3441 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundToI32.c
-rw-rw-r-- root/root      3460 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundToI64.c
-rw-rw-r-- root/root      3310 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundToUI32.c
-rw-rw-r-- root/root      3349 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_roundToUI64.c
-rw-rw-r-- root/root      2562 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam128.c
-rw-rw-r-- root/root      2758 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam128Extra.c
-rw-rw-r-- root/root      4022 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam256M.c
-rw-rw-r-- root/root      2076 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam32.c
-rw-rw-r-- root/root      2076 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam64.c
-rw-rw-r-- root/root      2290 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shiftRightJam64Extra.c
-rw-rw-r-- root/root      2137 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftLeft128.c
-rw-rw-r-- root/root      2183 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftLeft64To96M.c
-rw-rw-r-- root/root      2140 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRight128.c
-rw-rw-r-- root/root      2614 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightExtendM.c
-rw-rw-r-- root/root      2265 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightJam128.c
-rw-rw-r-- root/root      2295 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightJam128Extra.c
-rw-rw-r-- root/root      2061 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightJam64.c
-rw-rw-r-- root/root      2171 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightJam64Extra.c
-rw-rw-r-- root/root      2543 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_shortShiftRightM.c
-rw-rw-r-- root/root      2109 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_sub128.c
-rw-rw-r-- root/root      2293 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_sub1XM.c
-rw-rw-r-- root/root      2405 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_sub256M.c
-rw-rw-r-- root/root      2496 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subM.c
-rw-rw-r-- root/root      4748 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subMagsF128.c
-rw-rw-r-- root/root      7061 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subMagsF16.c
-rw-rw-r-- root/root      5481 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subMagsF32.c
-rw-rw-r-- root/root      5533 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/s_subMagsF64.c
-rw-rw-r-- root/root         0 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat.ac
-rw-rw-r-- root/root     17886 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat.h
-rw-rw-r-- root/root      4473 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat.mk.in
-rw-rw-r-- root/root      2390 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat_raiseFlags.c
-rw-rw-r-- root/root      2253 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat_state.c
-rw-rw-r-- root/root      4046 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/softfloat_types.h
-rw-rw-r-- root/root     21362 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/specialize.h
-rw-rw-r-- root/root      2305 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui32_to_f128.c
-rw-rw-r-- root/root      2547 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui32_to_f16.c
-rw-rw-r-- root/root      2202 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui32_to_f32.c
-rw-rw-r-- root/root      2269 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui32_to_f64.c
-rw-rw-r-- root/root      2551 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui64_to_f128.c
-rw-rw-r-- root/root      2521 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui64_to_f16.c
-rw-rw-r-- root/root      2521 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui64_to_f32.c
-rw-rw-r-- root/root      2276 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/softfloat/ui64_to_f64.c
drwxrwxr-x root/root         0 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/
-rw-rw-r-- root/root     40812 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/disasm.cc
-rw-rw-r-- root/root      1957 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike-dasm.cc
-rw-rw-r-- root/root      1556 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike-log-parser.cc
-rw-rw-r-- root/root     13687 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike.cc
-rw-rw-r-- root/root         0 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike_main.ac
-rw-rw-r-- root/root       224 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/spike_main.mk.in
-rw-rw-r-- root/root       611 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/termios-xspike.cc
-rw-rw-r-- root/root      2064 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/spike_main/xspike.cc
drwxrwxr-x root/root         0 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/tests/
-rwxrwxr-x root/root       715 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/tests/ebreak.py
-rw-rw-r-- root/root        76 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/tests/ebreak.s
-rw-rw-r-- root/root      3439 2020-03-24 16:45 riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd/tests/testlib.py
+ tar_exit=0
+ cd riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd
+ /bin/chmod -R a+rX,g-w,o-w .
+ cd /home/tester/rtems-cron-5/rtems-source-builder/bare/build/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1
+ SB_CXC=no
+ echo ==> clean %{buildroot}: /home/tester/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1-1002
+ /bin/rm -rf /home/tester/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1-1002
==> clean %{buildroot}: /home/tester/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1-1002
+ /bin/mkdir -p /home/tester/rtems-cron-5/rtems-source-builder/bare/build/tmp/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1-1002
+ echo ==> %build:
==> %build:
+ pwd
+ build_top=/home/tester/rtems-cron-5/rtems-source-builder/bare/build/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1
+ cd riscv-isa-sim-66b44bfbedda562a32e4a2cd0716afbf731b69cd
+ ./configure --prefix=/home/tester/rtems-cron-5/tools/5
checking build system type... x86_64-unknown-linux-gnu
checking host system type... x86_64-unknown-linux-gnu
checking for gcc... gcc
checking whether the C compiler works... yes
checking for C compiler default output file name... a.out
checking for suffix of executables... 
checking whether we are cross compiling... no
checking for suffix of object files... o
checking whether we are using the GNU C compiler... yes
checking whether gcc accepts -g... yes
checking for gcc option to accept ISO C89... none needed
checking for g++... g++
checking whether we are using the GNU C++ compiler... yes
checking whether g++ accepts -g... yes
checking for ar... ar
checking for ranlib... ranlib
checking for dtc... /home/tester/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-1002-staging/bin/dtc
checking how to run the C++ preprocessor... g++ -E
checking for grep that handles long lines and -e... /usr/bin/grep
checking for egrep... /usr/bin/grep -E
checking for ANSI C header files... yes
checking for sys/types.h... yes
checking for sys/stat.h... yes
checking for stdlib.h... yes
checking for string.h... yes
checking for memory.h... yes
checking for strings.h... yes
checking for inttypes.h... yes
checking for stdint.h... yes
checking for unistd.h... yes
checking whether byte ordering is bigendian... no
checking for a BSD-compatible install... /usr/bin/install -c
checking for ANSI C header files... (cached) yes
checking for __int128_t... yes
checking whether the linker accepts -Wl,--export-dynamic... yes
configure: configuring default subproject : fesvr
checking for pthread_create in -lpthread... yes
configure: configuring default subproject : riscv
checking for library containing dlopen... -ldl
checking for pthread_create in -lpthread... (cached) yes
configure: configuring default subproject : dummy_rocc
configure: configuring default subproject : softfloat
configure: configuring default subproject : spike_main
configure: creating ./config.status
config.status: creating fesvr.mk
config.status: creating riscv.mk
config.status: creating dummy_rocc.mk
config.status: creating softfloat.mk
config.status: creating spike_main.mk
config.status: creating Makefile
config.status: creating riscv-spike.pc
config.status: creating riscv-riscv.pc
config.status: creating riscv-fesvr.pc
config.status: creating riscv-softfloat.pc
config.status: creating riscv-dummy_rocc.pc
config.status: creating riscv-spike_main.pc
config.status: creating config.h
+ make -j 8
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/elfloader.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/htif.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/memif.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/dtm.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/syscall.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/device.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/rfb.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/context.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/htif_pthread.cc
g++ -MMD -MP  -DPREFIX=\"/home/tester/rtems-cron-5/tools/5\" -Wall -Wno-unused -g -O2 -std=c++11 -g -O2   -I. -I. -I./fesvr -I./riscv -I./dummy_rocc -I./softfloat -I./spike_main -fPIC -c ./fesvr/htif_hexwriter.cc
./fesvr/dtm.cc: In member function 'uint32_t dtm_t::get_xlen()':
./fesvr/dtm.cc:488:16: error: 'runtime_error' is not a member of 'std'
  488 |     throw std::runtime_error("FESVR DTM Does not support 128-bit");
      |                ^~~~~~~~~~~~~
./fesvr/dtm.cc:505:14: error: 'runtime_error' is not a member of 'std'
  505 |   throw std::runtime_error("FESVR DTM can't determine XLEN. Aborting");
      |              ^~~~~~~~~~~~~
./fesvr/dtm.cc:506:1: warning: control reaches end of non-void function [-Wreturn-type]
  506 | }
      | ^
make: *** [Makefile:347: dtm.o] Error 1
make: *** Waiting for unfinished jobs....
shell cmd failed: /bin/sh -ex  /home/tester/rtems-cron-5/rtems-source-builder/bare/build/spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1/do-build
error: building spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1
  See error report: rsb-report-spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1.txt
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 


Output
======

Build Set: devel/spike
Build Set: devel/dtc.bset
config: devel/dtc-1.6.1-1.cfg
package: dtc-1.6.1-x86_64-linux-gnu-1
building: dtc-1.6.1-x86_64-linux-gnu-1
sizes: dtc-1.6.1-x86_64-linux-gnu-1: 5.174MB (installed: 1.428MB)
cleaning: dtc-1.6.1-x86_64-linux-gnu-1
reporting: devel/dtc-1.6.1-1.cfg -> dtc-1.6.1-x86_64-linux-gnu-1.txt
reporting: devel/dtc-1.6.1-1.cfg -> dtc-1.6.1-x86_64-linux-gnu-1.xml
staging: dtc-1.6.1-x86_64-linux-gnu-1 -> /home/tester/rtems-cron-5/rtems-source-builder/bare/build/tmp/sb-1002-staging
cleaning: dtc-1.6.1-x86_64-linux-gnu-1
Build Set: Time 0:00:04.061188
config: devel/spike-1.1.0.cfg
package: spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1
building: spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1
error: building spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1
Build FAILED
  See error report: rsb-report-spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1.txt
error: building spike-66b44bfbedda562a32e4a2cd0716afbf731b69cd-x86_64-linux-gnu-1
Mailing report: build at rtems.org

Report
======

==============================================================================
RTEMS Tools Project <users at rtems.org> Sat Apr 30 05:00:16 2022
==============================================================================
Report: devel/dtc-1.6.1-1.cfg
------------------------------------------------------------------------------
RTEMS Source Builder Repository Status
 Remotes:
[ remotes removed, contact sender for details ]
 Status:
  Clean
 Head:
  Commit: 52ca7d38aae2dacc45c56f2819befe21124b1476
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (1) devel/dtc-1.6.1-1.cfg
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (2) devel/dtc-1.6.1-1.cfg
------------------------------------------------------------------------------
Package: dtc-1.6.1-x86_64-linux-gnu-1
 Config: devel/dtc-1.6.1-1.cfg
 Summary:
  Device Tree Compiler v1.6.1 for target  on host x86_64-linux-gnu
 URL:
  https://www.devicetree.org/
 Version:
  1.6.1
 Release:
  1
  Sources: 1
    1: https://www.kernel.org/pub/software/utils/dtc/dtc-1.6.1.tar.gz
       sha256: 38a6257f2c23cb9dfa1781ac4ad122d8358e1a22d33b2da0eb492c190644a376
  Patches: 0
 Preparation:
  build_top=$(pwd)
  %setup source dtc -q -n dtc-1.6.1
  %setup patch dtc -p1
  cd ${build_top}
 Build:
  build_top=$(pwd)
  cd dtc-1.6.1
  # Build and build flags means force build == host
  # gcc is not ready to be compiled with -std=gnu99
  LDFLAGS="${SB_HOST_LDFLAGS}"
  LIBS="${SB_HOST_LIBS}"
  CC=$(echo "gcc ${SB_CFLAGS}" | sed -e 's,-std=gnu99 ,,')
  CXX=$(echo "g++ ${SB_CXXFLAGS}" | sed -e 's,-std=gnu99 ,,')
  CC_FOR_BUILD=${CC}
  CXX_FOR_BUILD=${CXX}
  export CC CXX CC_FOR_BUILD CXX_FOR_BUILD CFLAGS LDFLAGS LIBS
  make PREFIX=/home/tester/rtems-cron-5/tools/5
  cd ${build_top}
 Install:
  build_top=$(pwd)
  rm -rf $SB_BUILD_ROOT
  cd dtc-1.6.1
  make DESTDIR=$SB_BUILD_ROOT PREFIX=/home/tester/rtems-cron-5/tools/5 install
  cd ${build_top}
==============================================================================
RTEMS Tools Project <users at rtems.org> Sat Apr 30 05:00:16 2022
==============================================================================
Report: devel/dtc-1.6.1-1.cfg
------------------------------------------------------------------------------
RTEMS Source Builder Repository Status
 Remotes:
[ remotes removed, contact sender for details ]
 Status:
  Clean
 Head:
  Commit: 52ca7d38aae2dacc45c56f2819befe21124b1476
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (1) devel/dtc-1.6.1-1.cfg
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Build Set: (2) devel/dtc-1.6.1-1.cfg
------------------------------------------------------------------------------
Package: dtc-1.6.1-x86_64-linux-gnu-1
 Config: devel/dtc-1.6.1-1.cfg
 Summary:
  Device Tree Compiler v1.6.1 for target  on host x86_64-linux-gnu
 URL:
  https://www.devicetree.org/
 Version:
  1.6.1
 Release:
  1
  Sources: 1
    1: https://www.kernel.org/pub/software/utils/dtc/dtc-1.6.1.tar.gz
       sha256: 38a6257f2c23cb9dfa1781ac4ad122d8358e1a22d33b2da0eb492c190644a376
  Patches: 0
 Preparation:
  build_top=$(pwd)
  %setup source dtc -q -n dtc-1.6.1
  %setup patch dtc -p1
  cd ${build_top}
 Build:
  build_top=$(pwd)
  cd dtc-1.6.1
  # Build and build flags means force build == host
  # gcc is not ready to be compiled with -std=gnu99
  LDFLAGS="${SB_HOST_LDFLAGS}"
  LIBS="${SB_HOST_LIBS}"
  CC=$(echo "gcc ${SB_CFLAGS}" | sed -e 's,-std=gnu99 ,,')
  CXX=$(echo "g++ ${SB_CXXFLAGS}" | sed -e 's,-std=gnu99 ,,')
  CC_FOR_BUILD=${CC}
  CXX_FOR_BUILD=${CXX}
  export CC CXX CC_FOR_BUILD CXX_FOR_BUILD CFLAGS LDFLAGS LIBS
  make PREFIX=/home/tester/rtems-cron-5/tools/5
  cd ${build_top}
 Install:
  build_top=$(pwd)
  rm -rf $SB_BUILD_ROOT
  cd dtc-1.6.1
  make DESTDIR=$SB_BUILD_ROOT PREFIX=/home/tester/rtems-cron-5/tools/5 install
  cd ${build_top}

More information about the build mailing list