[PATCH 14/15] Added PPC405_ESR
Ric Claus
claus at slac.stanford.edu
Tue Nov 27 03:26:52 UTC 2012
---
cpukit/score/cpu/powerpc/rtems/powerpc/registers.h | 5 +++++
1 files changed, 5 insertions(+), 0 deletions(-)
diff --git a/cpukit/score/cpu/powerpc/rtems/powerpc/registers.h b/cpukit/score/cpu/powerpc/rtems/powerpc/registers.h
index 1e46b67..1bbb280 100644
--- a/cpukit/score/cpu/powerpc/rtems/powerpc/registers.h
+++ b/cpukit/score/cpu/powerpc/rtems/powerpc/registers.h
@@ -298,6 +298,7 @@ lidate */
#define PPC_SR15 15
#define BOOKE_DECAR 54
+#define PPC405_ESR 0x3D4
#define PPC405_DEAR 0x3D5
#define BOOKE_DEAR 61
@@ -325,6 +326,8 @@ lidate */
#define BOOKE_TCR_FPEXT_MASK (0xf<<13)
#define BOOKE_PID 48 /* Process ID */
+#define BOOKE_CSRR0 58 /* Critical Save/Restore Register 0 */
+#define BOOKE_CSRR1 59 /* Critical Save/Restore Register 1 */
#define BOOKE_ESR 62 /* Exception Syndrome Register */
#define BOOKE_IVPR 63 /* Interrupt Vector Prefix Register */
#define BOOKE_SPRG4_W 260 /* Special Purpose Register General 4 (WO) */
@@ -360,6 +363,8 @@ lidate */
#define BOOKE_IVOR13 413 /* Interrupt Vector Offset Register 13 */
#define BOOKE_IVOR14 414 /* Interrupt Vector Offset Register 14 */
#define BOOKE_IVOR15 415 /* Interrupt Vector Offset Register 15 */
+#define BOOKE_MCSRR0 570 /* Machine Check Save/Restore Register 0 */
+#define BOOKE_MCSRR1 571 /* Machine Check Save/Restore Register 1 */
#define BOOKE_MCSR 572 /* Machine Check Status Register */
#define PPC440_INV0 880 /* Instruction Cache Normal Victim 0 */
--
1.7.1
More information about the devel
mailing list