[PATCH 1/3] shared/src/cache_manager.c: Make prototype match that in header

Joel Sherrill joel.sherrill at oarcorp.com
Tue May 5 14:22:30 UTC 2015



On 5/5/2015 3:03 AM, Sebastian Huber wrote:
> This was already fixed by Hesham ALMatary:
>
> https://git.rtems.org/rtems/commit/?id=1602bf39733bf742de44663651818c94b9211e8c
>
> The m68k BSPs build with the current master.
This is what happens when you do a test build and don't get to look at the
results for days. It was a long week and nice weekend with Jordan graduating
from college Sunday. :)

I am reverting these and repeating the testing. There were also some ARM
BSPs which did not build before so that needs to be checked.

Thanks for catching this.
> On 04/05/15 23:34, Joel Sherrill wrote:
>> At least all m68k BSPs were not compiling without this fix.
>> ---
>>   c/src/lib/libcpu/shared/src/cache_manager.c | 2 +-
>>   1 file changed, 1 insertion(+), 1 deletion(-)
>>
>> diff --git a/c/src/lib/libcpu/shared/src/cache_manager.c b/c/src/lib/libcpu/shared/src/cache_manager.c
>> index 202ea8e..003d010 100644
>> --- a/c/src/lib/libcpu/shared/src/cache_manager.c
>> +++ b/c/src/lib/libcpu/shared/src/cache_manager.c
>> @@ -340,7 +340,7 @@ static void smp_cache_inst_inv_all(void *arg)
>>   
>>   #if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT) \
>>     && !defined(CPU_CACHE_SUPPORT_PROVIDES_RANGE_FUNCTIONS)
>> -static void
>> +void
>>   _CPU_cache_invalidate_instruction_range(
>>     const void * i_addr,
>>     size_t n_bytes

-- 
Joel Sherrill, Ph.D.             Director of Research & Development
joel.sherrill at OARcorp.com        On-Line Applications Research
Ask me about RTEMS: a free RTOS  Huntsville AL 35805
Support Available                (256) 722-9985




More information about the devel mailing list