[PATCH 0/4] Xilinx Zynq UltraScale+ MPSoC BSP

Jeff Kubascik Jeff.Kubascik at dornerworks.com
Mon Apr 8 13:36:34 UTC 2019


On 4/8/2019 1:20 AM, Sebastian Huber wrote:
> On 06/04/2019 02:53, Jeff Kubascik wrote:
>> From: Jeff Kubascik <jeff.kubascik at dornerworks.com>
>>
>> This set of patches creates a new BSP layer for the Xilinx Zynq UltraScale+
>> MPSoC.
>>
>> The first two patches move the zynq-uart driver into a common directory, so that
>> both the xilinx-zynq and xilinx-zynqmp BSPs can use it.
>>
>> The third patch copies the xilinx-zynq BSP layer to xilinx-zynqmp, to use as a
>> starting point.
>>
>> The fourth patch modifies the xilinx-zynqmp BSP layer as needed to work for the
>> Ultra96 board, which is based on the MPSoC. Only AArch32 mode is currently
>> supported.
> 
> The patch set looks good. Should we change the license of the original
> Zynq BSP to BSD-2-Clause before this change? Currently, the new BSP
> under the old RTEMS license.
> 
> --
> Sebastian Huber, embedded brains GmbH
> 
> Address : Dornierstr. 4, D-82178 Puchheim, Germany
> Phone   : +49 89 189 47 41-16
> Fax     : +49 89 189 47 41-09
> E-Mail  : sebastian.huber at embedded-brains.de
> PGP     : Public key available on request.
> 
> Diese Nachricht ist keine geschäftliche Mitteilung im Sinne des EHUG.
> 

We would prefer the BSD 2-Clause license. Since the new xilinx-zynqmp BSP is
derived from the xilinx-zynq BSP, I take it that we have permission to change
the license clause?

-Jeff Kubascik



More information about the devel mailing list