[PATCH v1 2/6] bsps/aarch64: Invert cache line mask use

[Sebastian Huber]

On 24/05/2021 22:29, Kinsey Moore wrote:
> diff --git a/bsps/aarch64/shared/cache/cache.c b/bsps/aarch64/shared/cache/cache.c
> index 9bdbe88c92..240cfb043a 100644
> --- a/bsps/aarch64/shared/cache/cache.c
> +++ b/bsps/aarch64/shared/cache/cache.c
> @@ -43,7 +43,7 @@
>   #define AARCH64_CACHE_L1_DATA_LINE_MASK \
>     ( AARCH64_CACHE_L1_CPU_DATA_ALIGNMENT - 1 )
>   #define AARCH64_CACHE_PREPARE_MVA(mva) \
> -  ((const void *) (((size_t) (mva)) & AARCH64_CACHE_L1_DATA_LINE_MASK))
> +  ( (const void *) ( ( (size_t) mva ) & ~AARCH64_CACHE_L1_DATA_LINE_MASK ) )

Maybe use RTEMS_ALIGN_DOWN()?

-- 
embedded brains GmbH
Herr Sebastian HUBER
Dornierstr. 4
82178 Puchheim
Germany
email: sebastian.huber at embedded-brains.de
phone: +49-89-18 94 741 - 16
fax:   +49-89-18 94 741 - 08

Registergericht: Amtsgericht München
Registernummer: HRB 157899
Vertretungsberechtigte Geschäftsführer: Peter Rasmussen, Thomas Dörfler
Unsere Datenschutzerklärung finden Sie hier:
https://embedded-brains.de/datenschutzerklaerung/