Project Ideas - Basic RTEMS BSP for Cortex-R5 on Qemu

Kamlesh Bharodiya brkamleshg678 at gmail.com
Sun Apr 17 08:19:01 UTC 2022


Hi Pavel,

Thanks for your mail. I have not worked on ZCU102. Though, I'm working with
R4F currently. Shall I go ahead with the GSoC application? Or should I wait
for any other mentor to reply ?

Regards,
Kamlesh



On Sat, 16 Apr, 2022, 7:41 pm Pavel Pisa, <ppisa4lists at pikron.com> wrote:

> Dear Kamlesh,
>
> On Friday 15 of April 2022 06:50:44 Kamlesh Bharodiya wrote:
> > I am looking for mentors for my project. How can I connect to interested
> > mentors? I have uploaded the draft proposal on GSoC tracking page.
>
> I have long time interrest in RTEMS running on TMS570LC4357
> which is Arm Cortex-R5F based. I have TMDX570LC43HDK at home
> and some smaller boards are at Elktroline.cz.
>
> As I know, the Cortex-R5 core is already supported
> by RTEMS and our TMS570LS3137 BSP has been used
> with TMS570LC4357 chips by Frankfurt University
>
>   https://www.rz.uni-frankfurt.de/65100666/dcs
>
> Relevant repository
>
>   https://github.com/jalmito/rtems
>
> It would worth to get mainline TMS570 BSP compatible with
> both chips.
>
> But back to your project, possibility to run RTEMS on Cortex-R5
> architecture in QEMU would be usesfull for testing. My search through
> actual QEMU sources confirms Cortex-R support and only in  Cortex-R5
> and Cortex-R52 variants and only integration on ZCU102.
> But support of Cortex-R5 comprocessor on "big" Xilinx platforms
> can be usesfull. I have helped with bought of these boards
> years ago but for the team which moved away. But I probably
> can find even somebody with HW who could test the code.
>
> The minimal set of the peripherals supported to make port
> usable and living needs to include GIC (generic interrupt controller),
> TTC (system timer) and UART (serial port).
> Other option is some mailbox based exchange with main Cortex-A CPU.
>
> Have you some experience with ZCU102?
> I have no much idea how difficult the project is...
>
> I can help as co-mentor, I cannot offer main mentor role
> because I have too many running projects.
>
> I CC to Sebastian Huber, because if I remember well they
> have provided support for some Cortex-R5 platform already.
>
> Best wishes,
>
>                 Pavel Pisa
>     phone:      +420 603531357
>     e-mail:     pisa at cmp.felk.cvut.cz
>     Department of Control Engineering FEE CVUT
>     Karlovo namesti 13, 121 35, Prague 2
>     university: http://control.fel.cvut.cz/
>     company:    https://www.pikron.com/
>     personal:   http://cmp.felk.cvut.cz/~pisa
>     projects:   https://www.openhub.net/accounts/ppisa
>     CAN related:http://canbus.pages.fel.cvut.cz/
>     Open Technologies Research Education and Exchange Services
>     https://gitlab.fel.cvut.cz/otrees/org/-/wikis/home
>


More information about the devel mailing list