Visibility of RISCV_BOOT_HARTID

Sebastian Huber sebastian.huber at embedded-brains.de
Thu Oct 13 04:27:57 UTC 2022


On 12/10/2022 16:36, Joel Sherrill wrote:
> Hi
> 
> I was looking at the bsp default settings for sparc/leon3 to show 
> someone and noticed this which is out of place.
> 
> # boot hartid (processor number) of risc-v cpu (default 0)
> RISCV_BOOT_HARTID = 0
> 
> I looked around and see it is an architecture specific ini setting but 
> placed in a directory with architecture independent settings. We don't 
> appear to have any other examples of a cpukit option that is 
> architecture specific. So it is lumped in with all the architecture 
> independent ini settings.

This was easy to fix:

https://git.rtems.org/rtems/commit/?id=97fce5120c08180a86301b03e61d0a06db5f8b9b

> 
> We had long discussions about presenting these options with better 
> names, documentation, etc as part of the waf transition. Seems 
> unfortunate to have this show up in all configurations.
> 
> Any thoughts on how to clean this up?

It would be nice if more developers could invest some time to learn how 
the build system works.

-- 
embedded brains GmbH
Herr Sebastian HUBER
Dornierstr. 4
82178 Puchheim
Germany
email: sebastian.huber at embedded-brains.de
phone: +49-89-18 94 741 - 16
fax:   +49-89-18 94 741 - 08

Registergericht: Amtsgericht München
Registernummer: HRB 157899
Vertretungsberechtigte Geschäftsführer: Peter Rasmussen, Thomas Dörfler
Unsere Datenschutzerklärung finden Sie hier:
https://embedded-brains.de/datenschutzerklaerung/


More information about the devel mailing list