Many failures on RISC-V BSPs

Joel Sherrill joel.sherrill at
Wed Feb 22 15:34:15 UTC 2023


This may be mechanical but shows
recent RTEMS test runs with a lot of RISC-V BSP failures. Scanning them, it
seems as though there are 100s of test failures when SMP is enabled. Here
is one example:

Any ideas?

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <>

More information about the devel mailing list