[PATCH 1/3] bsps/stm32h7: import MT25TL01G QSPI memory low-level driver
Karel Gardas
karel at functional.vision
Fri Jan 27 18:41:40 UTC 2023
Sponsored-By: Precidata
---
.../stm/Components/mt25tl01g/mt25tl01g.c | 1046 +++++++++++++++++
.../stm/Components/mt25tl01g/mt25tl01g.h | 362 ++++++
.../stm/Components/mt25tl01g/mt25tl01g_conf.h | 68 ++
3 files changed, 1476 insertions(+)
create mode 100644 bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g.c
create mode 100644 bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g.h
create mode 100644 bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g_conf.h
diff --git a/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g.c b/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g.c
new file mode 100644
index 0000000000..740cdbbd27
--- /dev/null
+++ b/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g.c
@@ -0,0 +1,1046 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/**
+ ******************************************************************************
+ * @file MT25TL01G.c
+ * @author MCD Application Team
+ * @brief This file provides the MT25TL01G QSPI driver.
+ ******************************************************************************
+ * @attention
+ *
+ * <h2><center>© Copyright (c) 2016 STMicroelectronics.
+ * All rights reserved.</center></h2>
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+/* Includes ------------------------------------------------------------------*/
+#include "mt25tl01g.h"
+/** @addtogroup BSP
+ * @{
+ */
+
+/** @addtogroup Components
+ * @{
+ */
+
+/** @addtogroup MT25TL01G
+ * @brief This file provides a set of functions needed to drive the
+ * MT25TL01G QSPI memory.
+ * @{
+ */
+/** @defgroup MT25TL01G_Exported_Functions MT25TL01G Exported Functions
+ * @{
+ */
+
+/**
+ * @brief Return the configuration of the QSPI memory.
+ * @param pInfo pointer on the configuration structure
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_GetFlashInfo(MT25TL01G_Info_t *pInfo)
+{
+ pInfo->FlashSize = MT25TL01G_FLASH_SIZE;
+ pInfo->EraseSectorSize = (2 * MT25TL01G_SUBSECTOR_SIZE);
+ pInfo->ProgPageSize = MT25TL01G_PAGE_SIZE;
+ pInfo->EraseSectorsNumber = (MT25TL01G_FLASH_SIZE/pInfo->EraseSectorSize);
+ pInfo->ProgPagesNumber = (MT25TL01G_FLASH_SIZE/pInfo->ProgPageSize);
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief This function set the QSPI memory in 4-byte address mode
+ * SPI/QPI; 1-0-1/4-0-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_Enter4BytesAddressMode(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_ENTER_4_BYTE_ADDR_MODE_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /*write enable */
+ if( MT25TL01G_WriteEnable(Ctx,Mode)!=MT25TL01G_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+ /* Send the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ /* Configure automatic polling mode to wait the memory is ready */
+ else if(MT25TL01G_AutoPollingMemReady(Ctx,Mode)!=MT25TL01G_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Flash exit 4 Byte address mode. Effect 3/4 address byte commands only.
+ * SPI/QPI; 1-0-0/4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_Exit4BytesAddressMode(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_EXIT_4_BYTE_ADDR_MODE_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+
+ /* Send the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+/**
+ * @brief Polling WIP(Write In Progress) bit become to 0
+ * SPI/QPI;4-0-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_AutoPollingMemReady(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+
+ QSPI_CommandTypeDef s_command;
+ QSPI_AutoPollingTypeDef s_config;
+
+ /* Configure automatic polling mode to wait for memory ready */
+ s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
+ s_command.Instruction = MT25TL01G_READ_STATUS_REG_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+ s_command.DummyCycles = 2;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ s_config.Match = 0;
+ s_config.MatchMode = QSPI_MATCH_MODE_AND;
+ s_config.Interval = 0x10;
+ s_config.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
+ s_config.Mask = MT25TL01G_SR_WIP | (MT25TL01G_SR_WIP <<8);
+ s_config.StatusBytesSize = 2;
+
+ if (HAL_QSPI_AutoPolling(Ctx, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_AUTOPOLLING;
+ }
+
+ return MT25TL01G_OK;
+
+}
+/**
+ * @brief This function send a Write Enable and wait it is effective.
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+
+int32_t MT25TL01G_WriteEnable(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+ QSPI_AutoPollingTypeDef s_config;
+
+ /* Enable write operations */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+
+ s_command.Instruction = MT25TL01G_WRITE_ENABLE_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ /* Configure automatic polling mode to wait for write enabling */
+ s_config.Match = MT25TL01G_SR_WREN | (MT25TL01G_SR_WREN << 8);
+ s_config.Mask = MT25TL01G_SR_WREN | (MT25TL01G_SR_WREN << 8);
+ s_config.MatchMode = QSPI_MATCH_MODE_AND;
+ s_config.StatusBytesSize = 2;
+ s_config.Interval = 0x10;
+ s_config.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
+
+ s_command.Instruction = MT25TL01G_READ_STATUS_REG_CMD;
+ s_command.DataMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_DATA_4_LINES : QSPI_DATA_1_LINE;
+
+
+ if (HAL_QSPI_AutoPolling(Ctx, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_AUTOPOLLING;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief This function reset the (WEL) Write Enable Latch bit.
+ * SPI/QPI; 1-0-0/4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_WriteDisable(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+ /* Enable write operations */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_WRITE_DISABLE_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+ return MT25TL01G_OK;
+}
+
+
+/**
+ * @brief Writes an amount of data to the QSPI memory.
+ * SPI/QPI; 1-1-1/1-2-2/1-4-4/4-4-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @param pData Pointer to data to be written
+ * @param WriteAddr Write start address
+ * @param Size Size of data to write. Range 1 ~ 256
+ * @retval QSPI memory status
+ */
+
+int32_t MT25TL01G_PageProgram(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
+{
+ QSPI_CommandTypeDef s_command;
+ switch(Mode)
+ {
+
+ case MT25TL01G_SPI_MODE : /* 1-1-1 commands, Power on H/W default setting */
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_PAGE_PROG_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_1_LINE;
+ s_command.DataMode = QSPI_DATA_1_LINE;
+ break;
+
+ case MT25TL01G_SPI_2IO_MODE : /* 1-2-2 commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_EXT_DUAL_IN_FAST_PROG_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_2_LINES;
+ s_command.DataMode = QSPI_DATA_2_LINES;
+ break;
+
+ case MT25TL01G_SPI_4IO_MODE : /* 1-4-4 program commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_EXT_QUAD_IN_FAST_PROG_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+ break;
+
+ case MT25TL01G_QPI_MODE : /* 4-4-4 commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
+ s_command.Instruction = MT25TL01G_QUAD_IN_FAST_PROG_4_BYTE_ADDR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+ break;
+
+ }
+
+ s_command.AddressSize = QSPI_ADDRESS_32_BITS;
+ s_command.Address = WriteAddr;
+ s_command.NbData = Size;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+ if (HAL_QSPI_Transmit(Ctx, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_TRANSMIT;
+ }
+ return MT25TL01G_OK;
+}
+/**
+ * @brief Reads an amount of data from the QSPI memory on DTR mode.
+ * SPI/QPI; 1-1-1/1-1-2/1-4-4/4-4-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @param pData Pointer to data to be read
+ * @param ReadAddr Read start address
+ * @param Size Size of data to read
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ReadDTR(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
+{
+ QSPI_CommandTypeDef s_command;
+ switch(Mode)
+ {
+ case MT25TL01G_SPI_MODE: /* 1-1-1 commands, Power on H/W default setting */
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_FAST_READ_4_BYTE_DTR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_1_LINE;
+ s_command.DataMode = QSPI_DATA_1_LINE;
+
+ break;
+ case MT25TL01G_SPI_2IO_MODE: /* 1-1-2 read commands */
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_DUAL_OUT_FAST_READ_DTR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_1_LINE;
+ s_command.DataMode = QSPI_DATA_2_LINES;
+
+ break;
+ case MT25TL01G_SPI_4IO_MODE: /* 1-4-4 read commands */
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_QUAD_INOUT_FAST_READ_4_BYTE_DTR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+
+ break;
+ case MT25TL01G_QPI_MODE: /* 4-4-4 commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
+ s_command.Instruction = MT25TL01G_QUAD_INOUT_FAST_READ_DTR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+
+ break;
+ }
+ /* Initialize the read command */
+ s_command.DummyCycles = MT25TL01G_DUMMY_CYCLES_READ_QUAD_DTR;
+ s_command.AddressSize = QSPI_ADDRESS_32_BITS;
+ s_command.Address = ReadAddr;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.NbData = Size;
+ s_command.DdrMode = QSPI_DDR_MODE_ENABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_HALF_CLK_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ /* Reception of the data */
+ if (HAL_QSPI_Receive(Ctx, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_RECEIVE;
+ }
+
+ return MT25TL01G_OK;
+
+}
+
+/**
+ * @brief Reads an amount of data from the QSPI memory on STR mode.
+ * SPI/QPI; 1-1-1/1-2-2/1-4-4/4-4-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @param pData Pointer to data to be read
+ * @param ReadAddr Read start address
+ * @param Size Size of data to read
+ * @retval QSPI memory status
+ */
+
+int32_t MT25TL01G_ReadSTR(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
+{
+ QSPI_CommandTypeDef s_command;
+ switch(Mode)
+ {
+ case MT25TL01G_SPI_MODE: /* 1-1-1 read commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_FAST_READ_4_BYTE_ADDR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_1_LINE;
+ s_command.DataMode = QSPI_DATA_1_LINE;
+
+
+ break;
+ case MT25TL01G_SPI_2IO_MODE: /* 1-2-2 read commands */
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_DUAL_INOUT_FAST_READ_4_BYTE_ADDR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_2_LINES;
+ s_command.DataMode = QSPI_DATA_2_LINES;
+
+ break;
+ case MT25TL01G_SPI_4IO_MODE: /* 1-4-4 read commands */
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_QUAD_INOUT_FAST_READ_4_BYTE_ADDR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+
+ break;
+ case MT25TL01G_QPI_MODE: /* 4-4-4 commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
+ s_command.Instruction = MT25TL01G_QUAD_INOUT_FAST_READ_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+
+ break;
+ }
+ /* Initialize the read command */
+ s_command.DummyCycles = MT25TL01G_DUMMY_CYCLES_READ;
+ s_command.AddressSize = QSPI_ADDRESS_32_BITS;
+ s_command.Address = ReadAddr;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.NbData = Size;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ /* Reception of the data */
+ if (HAL_QSPI_Receive(Ctx, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_RECEIVE;
+ }
+
+
+ return MT25TL01G_OK;
+
+}
+
+/**
+ * @brief Erases the specified block of the QSPI memory.
+ * MT25TL01G support 4K, 32K, 64K size block erase commands.
+ * SPI/QPI; 1-1-0/4-4-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @param BlockAddress Block address to erase
+ * @retval QSPI memory status
+ */
+
+int32_t MT25TL01G_BlockErase(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode ,uint32_t BlockAddress, MT25TL01G_Erase_t BlockSize)
+{
+ QSPI_CommandTypeDef s_command;
+ switch(BlockSize)
+ {
+ default :
+ case MT25TL01G_ERASE_4K :
+ s_command.Instruction = MT25TL01G_SUBSECTOR_ERASE_4_BYTE_ADDR_CMD_4K;
+ break;
+
+ case MT25TL01G_ERASE_32K :
+ s_command.Instruction = MT25TL01G_SUBSECTOR_ERASE_CMD_32K;
+ break;
+
+ case MT25TL01G_ERASE_64K :
+ s_command.Instruction = MT25TL01G_SECTOR_ERASE_4_BYTE_ADDR_CMD;
+ break;
+
+ case MT25TL01G_ERASE_CHIP :
+ return MT25TL01G_ChipErase(Ctx, Mode);
+ }
+ /* Initialize the erase command */
+
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.AddressSize = QSPI_ADDRESS_32_BITS;
+ s_command.Address = BlockAddress;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Send the command */
+ MT25TL01G_WriteEnable(Ctx,Mode);
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+ MT25TL01G_AutoPollingMemReady(Ctx,Mode);
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Whole chip erase.
+ * SPI/QPI; 1-0-0/4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+
+int32_t MT25TL01G_ChipErase(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the erase command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_DIE_ERASE_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+
+}
+/**
+ * @brief Read Flash Status register value
+ * SPI/QPI; 1-0-1/4-0-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @param Value pointer to status register value
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ReadStatusRegister(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *Value)
+{
+ QSPI_CommandTypeDef s_command;
+ /* Initialize the read flag status register command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_READ_STATUS_REG_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_DATA_4_LINES : QSPI_DATA_1_LINE;
+ s_command.DummyCycles = 0;
+ s_command.NbData = 1;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ /* Reception of the data */
+ if (HAL_QSPI_Receive(Ctx,Value, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_RECEIVE;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief This function put QSPI memory in QPI mode (Quad I/O) from SPI mode.
+ * SPI -> QPI; 1-x-x -> 4-4-4
+ * SPI; 1-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_EnterQPIMode(QSPI_HandleTypeDef *Ctx)
+{
+ QSPI_CommandTypeDef s_command;
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_ENTER_QUAD_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+/**
+ * @brief This function put QSPI memory in SPI mode (Single I/O) from QPI mode.
+ * QPI -> SPI; 4-4-4 -> 1-x-x
+ * QPI; 4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ExitQPIMode(QSPI_HandleTypeDef *Ctx)
+{
+ QSPI_CommandTypeDef s_command;
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_EXIT_QUAD_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Reads an amount of data from the QSPI memory on DTR mode.
+ * SPI/QPI; 1-1-1/1-1-2/1-4-4/4-4-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_EnableMemoryMappedModeDTR(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+ QSPI_MemoryMappedTypeDef s_mem_mapped_cfg;
+ switch(Mode)
+ {
+ case MT25TL01G_SPI_MODE: /* 1-1-1 commands, Power on H/W default setting */
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_FAST_READ_4_BYTE_DTR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_1_LINE;
+ s_command.DataMode = QSPI_DATA_1_LINE;
+
+ break;
+ case MT25TL01G_SPI_2IO_MODE: /* 1-1-2 read commands */
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_DUAL_OUT_FAST_READ_DTR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_1_LINE;
+ s_command.DataMode = QSPI_DATA_2_LINES;
+
+ break;
+ case MT25TL01G_SPI_4IO_MODE: /* 1-4-4 read commands */
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_QUAD_INOUT_FAST_READ_4_BYTE_DTR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+
+ break;
+ case MT25TL01G_QPI_MODE: /* 4-4-4 commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
+ s_command.Instruction = MT25TL01G_QUAD_INOUT_FAST_READ_DTR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+
+ break;
+ }
+ /* Configure the command for the read instruction */
+ s_command.AddressSize = QSPI_ADDRESS_32_BITS;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DummyCycles = MT25TL01G_DUMMY_CYCLES_READ_QUAD_DTR;
+ s_command.DdrMode = QSPI_DDR_MODE_ENABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_HALF_CLK_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the memory mapped mode */
+ s_mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
+ s_mem_mapped_cfg.TimeOutPeriod = 0;
+
+ if (HAL_QSPI_MemoryMapped(Ctx, &s_command, &s_mem_mapped_cfg) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_MEMORYMAPPED;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Reads an amount of data from the QSPI memory on STR mode.
+ * SPI/QPI; 1-1-1/1-2-2/1-4-4/4-4-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+
+int32_t MT25TL01G_EnableMemoryMappedModeSTR(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+ QSPI_MemoryMappedTypeDef s_mem_mapped_cfg;
+ switch(Mode)
+ {
+ case MT25TL01G_SPI_MODE: /* 1-1-1 read commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_FAST_READ_4_BYTE_ADDR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_1_LINE;
+ s_command.DataMode = QSPI_DATA_1_LINE;
+
+
+ break;
+ case MT25TL01G_SPI_2IO_MODE: /* 1-2-2 read commands */
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_DUAL_INOUT_FAST_READ_4_BYTE_ADDR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_2_LINES;
+ s_command.DataMode = QSPI_DATA_2_LINES;
+
+ break;
+
+ case MT25TL01G_SPI_4IO_MODE: /* 1-4-4 read commands */
+
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_QUAD_INOUT_FAST_READ_4_BYTE_ADDR_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+
+ break;
+
+ case MT25TL01G_QPI_MODE: /* 4-4-4 commands */
+ s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
+ s_command.Instruction = MT25TL01G_QUAD_INOUT_FAST_READ_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_4_LINES;
+ s_command.DataMode = QSPI_DATA_4_LINES;
+
+ break;
+
+ }
+ /* Configure the command for the read instruction */
+ s_command.DummyCycles = MT25TL01G_DUMMY_CYCLES_READ;
+ s_command.AddressSize = QSPI_ADDRESS_32_BITS;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the memory mapped mode */
+ s_mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
+ s_mem_mapped_cfg.TimeOutPeriod = 0;
+
+ if (HAL_QSPI_MemoryMapped(Ctx, &s_command, &s_mem_mapped_cfg) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_MEMORYMAPPED;
+ }
+
+ return MT25TL01G_OK;
+}
+
+
+
+/**
+ * @brief Flash reset enable command
+ * SPI/QPI; 1-0-0, 4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ResetEnable(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the reset enable command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_RESET_ENABLE_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Send the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+
+
+/**
+ * @brief Flash reset memory command
+ * SPI/QPI; 1-0-0, 4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ResetMemory(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the reset enable command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_RESET_MEMORY_CMD ;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Send the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+
+
+/**
+ * @brief Read Flash 3 Byte IDs.
+ * Manufacturer ID, Memory type, Memory density
+ * SPI/QPI; 1-0-1/4-0-4
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @param ID pointer to flash id value
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ReadID(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *ID)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the read ID command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = (Mode == MT25TL01G_QPI_MODE) ? MT25TL01G_MULTIPLE_IO_READ_ID_CMD : MT25TL01G_READ_ID_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DataMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_DATA_4_LINES : QSPI_DATA_1_LINE;
+ s_command.NbData = 3;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ /* Reception of the data */
+ if (HAL_QSPI_Receive(Ctx, ID, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_RECEIVE;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Program/Erases suspend. Interruption Program/Erase operations.
+ * After the device has entered Erase-Suspended mode,
+ * system can read any address except the block/sector being Program/Erased.
+ * SPI/QPI; 1-0-0/4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+
+int32_t MT25TL01G_ProgEraseSuspend(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the read ID command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_PROG_ERASE_SUSPEND_CMD ;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Program/Erases resume.
+ * SPI/QPI; 1-0-0/4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ProgEraseResume(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the read ID command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_PROG_ERASE_RESUME_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Deep power down.
+ * The device is not active and all Write/Program/Erase instruction are ignored.
+ * SPI/QPI; 1-0-0/4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_EnterDeepPowerDown(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the read ID command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_ENTER_DEEP_POWER_DOWN;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Release from deep power down.
+ * After CS# go high, system need wait tRES1 time for device ready.
+ * SPI/QPI; 1-0-0/4-0-0
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ReleaseFromDeepPowerDown(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the read ID command */
+ s_command.InstructionMode = (Mode == MT25TL01G_QPI_MODE) ? QSPI_INSTRUCTION_4_LINES : QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_RELEASE_FROM_DEEP_POWER_DOWN ;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DataMode = QSPI_DATA_NONE;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ return MT25TL01G_OK;
+}
+
+/**
+ * @brief Read SECTOR PROTECTION Block register value.
+ * SPI; 1-0-1
+ * @param Ctx Component object pointer
+ * @param Mode Interface mode
+ * @param SPBRegister pointer to SPBRegister value
+ * @retval QSPI memory status
+ */
+int32_t MT25TL01G_ReadSPBLockRegister(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *SPBRegister)
+{
+ QSPI_CommandTypeDef s_command;
+
+ /* Initialize the reading of SPB lock register command */
+ s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
+ s_command.Instruction = MT25TL01G_READ_SECTOR_PROTECTION_CMD;
+ s_command.AddressMode = QSPI_ADDRESS_NONE;
+ s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
+ s_command.DummyCycles = 0;
+ s_command.DataMode = QSPI_DATA_1_LINE;
+ s_command.NbData = 1;
+ s_command.DdrMode = QSPI_DDR_MODE_DISABLE;
+ s_command.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
+ s_command.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
+
+ /* Configure the command */
+ if (HAL_QSPI_Command(Ctx, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_COMMAND;
+ }
+
+ /* Reception of the data */
+ if (HAL_QSPI_Receive(Ctx, SPBRegister, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
+ {
+ return MT25TL01G_ERROR_RECEIVE;
+ }
+
+ return MT25TL01G_OK;
+}
+
+
+
diff --git a/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g.h b/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g.h
new file mode 100644
index 0000000000..c2994d38af
--- /dev/null
+++ b/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g.h
@@ -0,0 +1,362 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/**
+ ******************************************************************************
+ * @file MT25TL01G.h
+ * @author MCD Application Team
+ * @brief This file contains all the description of the MT25TL01G QSPI memory.
+ ******************************************************************************
+ * @attention
+ *
+ * <h2><center>© Copyright (c) 2016 STMicroelectronics.
+ * All rights reserved.</center></h2>
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ *
+ ******************************************************************************
+ */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef MT25TL01G_H
+#define MT25TL01G_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "mt25tl01g_conf.h"
+/** @addtogroup BSP
+ * @{
+ */
+
+/** @addtogroup Components
+ * @{
+ */
+
+/** @addtogroup MT25TL01G
+ * @{
+ */
+
+/** @defgroup MT25TL01G_Exported_Types
+ * @{
+ */
+ typedef struct {
+ uint32_t FlashSize; /*!< Size of the flash */
+ uint32_t EraseSectorSize; /*!< Size of sectors for the erase operation */
+ uint32_t EraseSectorsNumber; /*!< Number of sectors for the erase operation */
+ uint32_t ProgPageSize; /*!< Size of pages for the program operation */
+ uint32_t ProgPagesNumber; /*!< Number of pages for the program operation */
+} MT25TL01G_Info;
+
+/* MT25TL01G Component Error codes *********************************************/
+#define MT25TL01G_OK 0
+#define MT25TL01G_ERROR_INIT -1
+#define MT25TL01G_ERROR_COMMAND -2
+#define MT25TL01G_ERROR_TRANSMIT -3
+#define MT25TL01G_ERROR_RECEIVE -4
+#define MT25TL01G_ERROR_AUTOPOLLING -5
+#define MT25TL01G_ERROR_MEMORYMAPPED -6
+/**exported type **/
+
+
+/******************MT25TL01G_Info_t**********************/
+typedef struct
+{
+ uint32_t FlashSize; /*!< Size of the flash */
+ uint32_t EraseSectorSize; /*!< Size of sectors for the erase operation */
+ uint32_t EraseSectorsNumber; /*!< Number of sectors for the erase operation */
+ uint32_t ProgPageSize; /*!< Size of pages for the program operation */
+ uint32_t ProgPagesNumber; /*!< Number of pages for the program operation */
+} MT25TL01G_Info_t;
+
+
+
+/******************MT25TL01G_Transfer_t**********************/
+typedef enum
+{
+ MT25TL01G_SPI_MODE = 0, /*!< 1-1-1 commands, Power on H/W default setting */
+ MT25TL01G_SPI_2IO_MODE, /*!< 1-1-2, 1-2-2 read commands */
+ MT25TL01G_SPI_4IO_MODE, /*!< 1-1-4, 1-4-4 read commands */
+ MT25TL01G_QPI_MODE /*!< 4-4-4 commands */
+} MT25TL01G_Interface_t;
+
+/******************MT25TL01G_Transfer_t**********************/
+
+typedef enum
+{
+ MT25TL01G_STR_TRANSFER = 0, /* Single Transfer Rate */
+ MT25TL01G_DTR_TRANSFER /* Double Transfer Rate */
+} MT25TL01G_Transfer_t;
+
+/******************MT25TL01G_DualFlash_t**********************/
+
+
+typedef enum
+{
+ MT25TL01G_DUALFLASH_DISABLE = QSPI_DUALFLASH_DISABLE, /*!< Single flash mode */
+ MT25TL01G_DUALFLASH_ENABLE =QSPI_DUALFLASH_ENABLE
+} MT25TL01G_DualFlash_t;
+
+
+
+/******************MT25TL01G_Erase_t**********************/
+
+
+typedef enum
+{
+ MT25TL01G_ERASE_4K = 0, /*!< 4K size Sector erase */
+ MT25TL01G_ERASE_32K, /*!< 32K size Block erase */
+ MT25TL01G_ERASE_64K, /*!< 64K size Block erase */
+ MT25TL01G_ERASE_CHIP /*!< Whole chip erase */
+} MT25TL01G_Erase_t;
+/**
+ * @}
+ */
+
+/** @defgroup MT25TL01G_Exported_Constants
+ * @{
+ */
+
+/**
+ * @brief MT25TL01G Configuration
+ */
+#define MT25TL01G_FLASH_SIZE 0x8000000 /* 2 * 512 MBits => 2 * 64MBytes => 128MBytes*/
+#define MT25TL01G_SECTOR_SIZE 0x10000 /* 2 * 1024 sectors of 64KBytes */
+#define MT25TL01G_SUBSECTOR_SIZE 0x1000 /* 2 * 16384 subsectors of 4kBytes */
+#define MT25TL01G_PAGE_SIZE 0x100 /* 2 * 262144 pages of 256 bytes */
+
+#define MT25TL01G_DIE_ERASE_MAX_TIME 460000
+#define MT25TL01G_SECTOR_ERASE_MAX_TIME 1000
+#define MT25TL01G_SUBSECTOR_ERASE_MAX_TIME 400
+
+/**
+ * @brief MT25TL01G Commands
+ */
+/* Reset Operations */
+#define MT25TL01G_RESET_ENABLE_CMD 0x66
+#define MT25TL01G_RESET_MEMORY_CMD 0x99
+
+/* Identification Operations */
+#define MT25TL01G_READ_ID_CMD 0x9E
+#define MT25TL01G_READ_ID_CMD2 0x9F
+#define MT25TL01G_MULTIPLE_IO_READ_ID_CMD 0xAF
+#define MT25TL01G_READ_SERIAL_FLASH_DISCO_PARAM_CMD 0x5A
+
+/* Read Operations */
+#define MT25TL01G_READ_CMD 0x03
+#define MT25TL01G_READ_4_BYTE_ADDR_CMD 0x13
+
+#define MT25TL01G_FAST_READ_CMD 0x0B
+#define MT25TL01G_FAST_READ_DTR_CMD 0x0D
+#define MT25TL01G_FAST_READ_4_BYTE_ADDR_CMD 0x0C
+#define MT25TL01G_FAST_READ_4_BYTE_DTR_CMD 0x0E
+
+#define MT25TL01G_DUAL_OUT_FAST_READ_CMD 0x3B
+#define MT25TL01G_DUAL_OUT_FAST_READ_DTR_CMD 0x3D
+#define MT25TL01G_DUAL_OUT_FAST_READ_4_BYTE_ADDR_CMD 0x3C
+
+#define MT25TL01G_DUAL_INOUT_FAST_READ_CMD 0xBB
+#define MT25TL01G_DUAL_INOUT_FAST_READ_DTR_CMD 0xBD
+#define MT25TL01G_DUAL_INOUT_FAST_READ_4_BYTE_ADDR_CMD 0xBC
+
+#define MT25TL01G_QUAD_OUT_FAST_READ_CMD 0x6B
+#define MT25TL01G_QUAD_OUT_FAST_READ_DTR_CMD 0x6D
+#define MT25TL01G_QUAD_OUT_FAST_READ_4_BYTE_ADDR_CMD 0x6C
+
+#define MT25TL01G_QUAD_INOUT_FAST_READ_CMD 0xEB
+#define MT25TL01G_QUAD_INOUT_FAST_READ_DTR_CMD 0xED
+#define MT25TL01G_QUAD_INOUT_FAST_READ_4_BYTE_ADDR_CMD 0xEC
+#define MT25TL01G_QUAD_INOUT_FAST_READ_4_BYTE_DTR_CMD 0xEE
+/* Write Operations */
+#define MT25TL01G_WRITE_ENABLE_CMD 0x06
+#define MT25TL01G_WRITE_DISABLE_CMD 0x04
+
+/* Register Operations */
+#define MT25TL01G_READ_STATUS_REG_CMD 0x05
+#define MT25TL01G_WRITE_STATUS_REG_CMD 0x01
+
+#define MT25TL01G_READ_LOCK_REG_CMD 0xE8
+#define MT25TL01G_WRITE_LOCK_REG_CMD 0xE5
+
+#define MT25TL01G_READ_FLAG_STATUS_REG_CMD 0x70
+#define MT25TL01G_CLEAR_FLAG_STATUS_REG_CMD 0x50
+
+#define MT25TL01G_READ_NONVOL_CFG_REG_CMD 0xB5
+#define MT25TL01G_WRITE_NONVOL_CFG_REG_CMD 0xB1
+
+#define MT25TL01G_READ_VOL_CFG_REG_CMD 0x85
+#define MT25TL01G_WRITE_VOL_CFG_REG_CMD 0x81
+
+#define MT25TL01G_READ_ENHANCED_VOL_CFG_REG_CMD 0x65
+#define MT25TL01G_WRITE_ENHANCED_VOL_CFG_REG_CMD 0x61
+
+#define MT25TL01G_READ_EXT_ADDR_REG_CMD 0xC8
+#define MT25TL01G_WRITE_EXT_ADDR_REG_CMD 0xC5
+
+/* Program Operations */
+#define MT25TL01G_PAGE_PROG_CMD 0x02
+#define MT25TL01G_PAGE_PROG_4_BYTE_ADDR_CMD 0x12
+
+#define MT25TL01G_DUAL_IN_FAST_PROG_CMD 0xA2
+#define MT25TL01G_EXT_DUAL_IN_FAST_PROG_CMD 0xD2
+
+#define MT25TL01G_QUAD_IN_FAST_PROG_CMD 0x32
+#define MT25TL01G_EXT_QUAD_IN_FAST_PROG_CMD 0x38
+#define MT25TL01G_QUAD_IN_FAST_PROG_4_BYTE_ADDR_CMD 0x34
+
+/* Erase Operations */
+#define MT25TL01G_SUBSECTOR_ERASE_CMD_4K 0x20
+#define MT25TL01G_SUBSECTOR_ERASE_4_BYTE_ADDR_CMD_4K 0x21
+
+#define MT25TL01G_SUBSECTOR_ERASE_CMD_32K 0x52
+
+#define MT25TL01G_SECTOR_ERASE_CMD 0xD8
+#define MT25TL01G_SECTOR_ERASE_4_BYTE_ADDR_CMD 0xDC
+
+#define MT25TL01G_DIE_ERASE_CMD 0xC7
+
+#define MT25TL01G_PROG_ERASE_RESUME_CMD 0x7A
+#define MT25TL01G_PROG_ERASE_SUSPEND_CMD 0x75
+
+/* One-Time Programmable Operations */
+#define MT25TL01G_READ_OTP_ARRAY_CMD 0x4B
+#define MT25TL01G_PROG_OTP_ARRAY_CMD 0x42
+
+/* 4-byte Address Mode Operations */
+#define MT25TL01G_ENTER_4_BYTE_ADDR_MODE_CMD 0xB7
+#define MT25TL01G_EXIT_4_BYTE_ADDR_MODE_CMD 0xE9
+
+/* Quad Operations */
+#define MT25TL01G_ENTER_QUAD_CMD 0x35
+#define MT25TL01G_EXIT_QUAD_CMD 0xF5
+#define MT25TL01G_ENTER_DEEP_POWER_DOWN 0xB9
+#define MT25TL01G_RELEASE_FROM_DEEP_POWER_DOWN 0xAB
+
+/*ADVANCED SECTOR PROTECTION Operations*/
+#define MT25TL01G_READ_SECTOR_PROTECTION_CMD 0x2D
+#define MT25TL01G_PROGRAM_SECTOR_PROTECTION 0x2C
+#define MT25TL01G_READ_PASSWORD_CMD 0x27
+#define MT25TL01G_WRITE_PASSWORD_CMD 0x28
+#define MT25TL01G_UNLOCK_PASSWORD_CMD 0x29
+#define MT25TL01G_READ_GLOBAL_FREEZE_BIT 0xA7
+#define MT25TL01G_READ_VOLATILE_LOCK_BITS 0xE8
+#define MT25TL01G_WRITE_VOLATILE_LOCK_BITS 0xE5
+ /*ADVANCED SECTOR PROTECTION Operations with 4-Byte Address*/
+#define MT25TL01G_WRITE_4_BYTE_VOLATILE_LOCK_BITS 0xE1
+#define MT25TL01G_READ_4_BYTE_VOLATILE_LOCK_BITS 0xE0
+ /*One Time Programmable Operations */
+#define MT25TL01G_READ_OTP_ARRAY 0x4B
+#define MT25TL01G_PROGRAM_OTP_ARRAY 0x42
+
+
+/**
+ * @brief MT25TL01G Registers
+ */
+/* Status Register */
+#define MT25TL01G_SR_WIP ((uint8_t)0x01) /*!< Write in progress */
+#define MT25TL01G_SR_WREN ((uint8_t)0x02) /*!< Write enable latch */
+#define MT25TL01G_SR_BLOCKPR ((uint8_t)0x5C) /*!< Block protected against program and erase operations */
+#define MT25TL01G_SR_PRBOTTOM ((uint8_t)0x20) /*!< Protected memory area defined by BLOCKPR starts from top or bottom */
+#define MT25TL01G_SR_SRWREN ((uint8_t)0x80) /*!< Status register write enable/disable */
+
+/* Non volatile Configuration Register */
+#define MT25TL01G_NVCR_NBADDR ((uint16_t)0x0001) /*!< 3-bytes or 4-bytes addressing */
+#define MT25TL01G_NVCR_SEGMENT ((uint16_t)0x0002) /*!< Upper or lower 128Mb segment selected by default */
+#define MT25TL01G_NVCR_DUAL ((uint16_t)0x0004) /*!< Dual I/O protocol */
+#define MT25TL01G_NVCR_QUAB ((uint16_t)0x0008) /*!< Quad I/O protocol */
+#define MT25TL01G_NVCR_RH ((uint16_t)0x0010) /*!< Reset/hold */
+#define MT25TL01G_NVCR_DTRP ((uint16_t)0x0020) /*!< Double transfer rate protocol */
+#define MT25TL01G_NVCR_ODS ((uint16_t)0x01C0) /*!< Output driver strength */
+#define MT25TL01G_NVCR_XIP ((uint16_t)0x0E00) /*!< XIP mode at power-on reset */
+#define MT25TL01G_NVCR_NB_DUMMY ((uint16_t)0xF000) /*!< Number of dummy clock cycles */
+
+/* Volatile Configuration Register */
+#define MT25TL01G_VCR_WRAP ((uint8_t)0x03) /*!< Wrap */
+#define MT25TL01G_VCR_XIP ((uint8_t)0x08) /*!< XIP */
+#define MT25TL01G_VCR_NB_DUMMY ((uint8_t)0xF0) /*!< Number of dummy clock cycles */
+
+/* Extended Address Register */
+#define MT25TL01G_EAR_HIGHEST_SE ((uint8_t)0x03) /*!< Select the Highest 128Mb segment */
+#define MT25TL01G_EAR_THIRD_SEG ((uint8_t)0x02) /*!< Select the Third 128Mb segment */
+#define MT25TL01G_EAR_SECOND_SEG ((uint8_t)0x01) /*!< Select the Second 128Mb segment */
+#define MT25TL01G_EAR_LOWEST_SEG ((uint8_t)0x00) /*!< Select the Lowest 128Mb segment (default) */
+
+/* Enhanced Volatile Configuration Register */
+#define MT25TL01G_EVCR_ODS ((uint8_t)0x07) /*!< Output driver strength */
+#define MT25TL01G_EVCR_RH ((uint8_t)0x10) /*!< Reset/hold */
+#define MT25TL01G_EVCR_DTRP ((uint8_t)0x20) /*!< Double transfer rate protocol */
+#define MT25TL01G_EVCR_DUAL ((uint8_t)0x40) /*!< Dual I/O protocol */
+#define MT25TL01G_EVCR_QUAD ((uint8_t)0x80) /*!< Quad I/O protocol */
+
+/* Flag Status Register */
+#define MT25TL01G_FSR_NBADDR ((uint8_t)0x01) /*!< 3-bytes or 4-bytes addressing */
+#define MT25TL01G_FSR_PRERR ((uint8_t)0x02) /*!< Protection error */
+#define MT25TL01G_FSR_PGSUS ((uint8_t)0x04) /*!< Program operation suspended */
+#define MT25TL01G_FSR_PGERR ((uint8_t)0x10) /*!< Program error */
+#define MT25TL01G_FSR_ERERR ((uint8_t)0x20) /*!< Erase error */
+#define MT25TL01G_FSR_ERSUS ((uint8_t)0x40) /*!< Erase operation suspended */
+#define MT25TL01G_FSR_READY ((uint8_t)0x80) /*!< Ready or command in progress */
+
+
+/**
+ * @}
+ */
+
+/** @defgroup MT25TL01G_Exported_Functions
+ * @{
+ */
+
+int32_t MT25TL01G_GetFlashInfo(MT25TL01G_Info_t *pInfo);
+int32_t MT25TL01G_Enter4BytesAddressMode(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_Exit4BytesAddressMode(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_AutoPollingMemReady(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+/* Register/Setting Commands *************************************************/
+int32_t MT25TL01G_WriteEnable(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_BlockErase(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint32_t BlockAddress, MT25TL01G_Erase_t BlockSize);
+int32_t MT25TL01G_ChipErase(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_PageProgram(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *pData, uint32_t WriteAddr, uint32_t Size);
+int32_t MT25TL01G_ReadSTR(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *pData, uint32_t ReadAddr, uint32_t Size);
+int32_t MT25TL01G_ReadDTR(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *pData, uint32_t ReadAddr, uint32_t Size);
+int32_t MT25TL01G_ReadStatusRegister(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *Value);
+int32_t MT25TL01G_EnterQPIMode(QSPI_HandleTypeDef *Ctx);
+int32_t MT25TL01G_ExitQPIMode(QSPI_HandleTypeDef *Ctx);
+
+int32_t MT25TL01G_EnableMemoryMappedModeSTR(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_EnableMemoryMappedModeDTR(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_WriteDisable(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_ReadID(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *ID);
+
+int32_t MT25TL01G_ResetMemory(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_ResetEnable(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+
+int32_t MT25TL01G_ReadSPBLockRegister(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode, uint8_t *SPBRegister);
+int32_t MT25TL01G_ReleaseFromDeepPowerDown(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_EnterDeepPowerDown(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_ProgEraseResume(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+int32_t MT25TL01G_ProgEraseSuspend(QSPI_HandleTypeDef *Ctx, MT25TL01G_Interface_t Mode);
+/**
+ * @}
+ */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MT25TL01G_H */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
diff --git a/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g_conf.h b/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g_conf.h
new file mode 100644
index 0000000000..77479f8b12
--- /dev/null
+++ b/bsps/arm/stm32h7/boards/stm/Components/mt25tl01g/mt25tl01g_conf.h
@@ -0,0 +1,68 @@
+/* SPDX-License-Identifier: BSD-3-Clause */
+/**
+ ******************************************************************************
+ * @file mt25tl01g_conf_template.h
+ * @author MCD Application Team
+ * @brief This file contains all the description of the
+ * MT25TL01G QSPI memory.
+ ******************************************************************************
+ * @attention
+ *
+ * <h2><center>© Copyright (c) 2019 STMicroelectronics.
+ * All rights reserved.</center></h2>
+ *
+ * This software component is licensed by ST under BSD 3-Clause license,
+ * the "License"; You may not use this file except in compliance with the
+ * License. You may obtain a copy of the License at:
+ * opensource.org/licenses/BSD-3-Clause
+ ******************************************************************************
+ */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef MT25TL01G_CONF_H
+#define MT25TL01G_CONF_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32h7xx.h"
+#include "stm32h7xx_hal.h"
+
+/** @addtogroup BSP
+ * @{
+ */
+
+#define CONF_MT25TL01G_READ_ENHANCE 0 /* MMP performance enhance reade enable/disable */
+
+#define CONF_QSPI_ODS MT25TL01G_CR_ODS_15
+
+#define CONF_QSPI_DUMMY_CLOCK 8U
+
+/* Dummy cycles for STR read mode */
+#define MT25TL01G_DUMMY_CYCLES_READ_QUAD 8U
+#define MT25TL01G_DUMMY_CYCLES_READ 8U
+/* Dummy cycles for DTR read mode */
+#define MT25TL01G_DUMMY_CYCLES_READ_DTR 6U
+#define MT25TL01G_DUMMY_CYCLES_READ_QUAD_DTR 8U
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* MT25TL01G_CONF_H */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+/**
+ * @}
+ */
+
+/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
--
2.25.1
More information about the devel
mailing list