Jiri Gaisler wrote: > > We are currently developing an MP system with four LEON3 (SPARC) > cpus in a shared memory configuration. Is this in an FPGA ? If yes, which one ?