MSR bits in irq_asm.S

[Sebastian Huber]

Hi,

on PowerPC the file irq_asm.S is obsolete.  Please have a look at

c/src/lib/libcpu/powerpc/new-exceptions/bspsupport

for the latest exception handling code.

CU

Leon Pollak wrote:
> Hello, all.
> 
> I passed through all PPC irq_asm.S files and seems to see the same picture: 
> while exiting the IRQ state assembler code "restores" the MSR value ALWAYS in 
> the constant way - without taking into account whether caches are on or off.
> 
> Well, this is OK for some specific BSP, which initializes its cache states 
> (although I should do this different).
> But this method is used in ../shared/irq_asm.S too.
> 
> This makes me to thing, that I misunderstand something.
> 
> Thanks for clarification...:-)


-- 
Sebastian Huber, embedded brains GmbH

Address : Obere Lagerstr. 30, D-82178 Puchheim, Germany
Phone   : +49 89 18 90 80 79-6
Fax     : +49 89 18 90 80 79-9
E-Mail  : sebastian.huber at embedded-brains.de
PGP     : Public key available on request.

Diese Nachricht ist keine geschäftliche Mitteilung im Sinne des EHUG.