[rtems commit] Add or1k tick timer register definitions
Joel Sherrill
joel at rtems.org
Mon Aug 18 22:01:22 UTC 2014
Module: rtems
Branch: master
Commit: de62e5d861f41f7f8898ed7c8fbe9ee1201af880
Changeset: http://git.rtems.org/rtems/commit/?id=de62e5d861f41f7f8898ed7c8fbe9ee1201af880
Author: Hesham ALMatary <heshamelmatary at gmail.com>
Date: Mon Aug 18 16:06:46 2014 -0500
Add or1k tick timer register definitions
---
cpukit/score/cpu/or1k/rtems/score/or1k-utility.h | 16 ++++++++++++++--
1 files changed, 14 insertions(+), 2 deletions(-)
diff --git a/cpukit/score/cpu/or1k/rtems/score/or1k-utility.h b/cpukit/score/cpu/or1k/rtems/score/or1k-utility.h
index 74c14d7..6b238b1 100644
--- a/cpukit/score/cpu/or1k/rtems/score/or1k-utility.h
+++ b/cpukit/score/cpu/or1k/rtems/score/or1k-utility.h
@@ -258,7 +258,21 @@
/*Context ID (Fast Context Switching) */
#define CPU_OR1K_SPR_SR_CID (F << CPU_OR1K_SPR_SR_SHAMT_CID)
+/* Tick timer configuration bits */
+#define CPU_OR1K_SPR_TTMR_SHAMT_IP 28
+#define CPU_OR1K_SPR_TTMR_SHAMT_IE 29
+#define CPU_OR1K_SPR_TTMR_SHAMT_MODE 30
+
+#define CPU_OR1K_SPR_TTMR_TP_MASK (0x0FFFFFFF)
+#define CPU_OR1K_SPR_TTMR_IP (1 << CPU_OR1K_SPR_TTMR_SHAMT_IP)
+#define CPU_OR1K_SPR_TTMR_IE (1 << CPU_OR1K_SPR_TTMR_SHAMT_IE)
+#define CPU_OR1K_SPR_TTMR_MODE_RESTART (1 << CPU_OR1K_SPR_TTMR_SHAMT_MODE)
+#define CPU_OR1K_SPR_TTMR_MODE_ONE_SHOT (2 << CPU_OR1K_SPR_TTMR_SHAMT_MODE)
+#define CPU_OR1K_SPR_TTMR_MODE_CONT (3 << CPU_OR1K_SPR_TTMR_SHAMT_MODE)
+
/* Power management register bits */
+
+/* Shift amount macros for bit positions in Power Management register */
#define CPU_OR1K_SPR_PMR_SHAMT_SDF 0
#define CPU_OR1K_SPR_PMR_SHAMT_DME 4
#define CPU_OR1K_SPR_PMR_SHAMT_SME 5
@@ -271,8 +285,6 @@
#define CPU_OR1K_SPR_PMR_DCGE (1 << CPU_OR1K_SPR_PMR_SHAMT_DCGE)
#define CPU_OR1K_SPR_PMR_SUME (1 << CPU_OR1K_SPR_PMR_SHAMT_SUME)
-/* Shift amount macros for bit positions in Power Management register */
-
#ifndef ASM
#include <stddef.h>
More information about the vc
mailing list