[rtems commit] bsp/riscv: Add missing BSP variant

Sebastian Huber sebh at rtems.org
Thu Aug 2 13:33:15 UTC 2018


Module:    rtems
Branch:    master
Commit:    141d502b525aa729c3b3a9ac8873437fc9e9f125
Changeset: http://git.rtems.org/rtems/commit/?id=141d502b525aa729c3b3a9ac8873437fc9e9f125

Author:    Sebastian Huber <sebastian.huber at embedded-brains.de>
Date:      Thu Aug  2 13:23:26 2018 +0200

bsp/riscv: Add missing BSP variant

Update #3433.

---

 bsps/riscv/riscv/config/rv32imafdc.cfg | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/bsps/riscv/riscv/config/rv32imafdc.cfg b/bsps/riscv/riscv/config/rv32imafdc.cfg
new file mode 100644
index 0000000..6ea56e8
--- /dev/null
+++ b/bsps/riscv/riscv/config/rv32imafdc.cfg
@@ -0,0 +1,9 @@
+include $(RTEMS_ROOT)/make/custom/default.cfg
+
+RTEMS_CPU = riscv
+
+CPU_CFLAGS =
+
+LDFLAGS = -Wl,--gc-sections
+
+CFLAGS_OPTIMIZE_V ?= -O2 -g -ffunction-sections -fdata-sections



More information about the vc mailing list