[rtems commit] bsps/aarch64: add mnemonic for ICC_IGRPEN1_EL3
Gedare Bloom
gedare at rtems.org
Thu Jun 24 18:58:08 UTC 2021
Module: rtems
Branch: master
Commit: bcad0aaee635d75be9c27b8792f0f69dedd03a57
Changeset: http://git.rtems.org/rtems/commit/?id=bcad0aaee635d75be9c27b8792f0f69dedd03a57
Author: Gedare Bloom <gedare at rtems.org>
Date: Tue Jun 22 19:55:39 2021 -0600
bsps/aarch64: add mnemonic for ICC_IGRPEN1_EL3
---
bsps/shared/dev/irq/arm-gicv3.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/bsps/shared/dev/irq/arm-gicv3.c b/bsps/shared/dev/irq/arm-gicv3.c
index 113b840..7a0d42b 100644
--- a/bsps/shared/dev/irq/arm-gicv3.c
+++ b/bsps/shared/dev/irq/arm-gicv3.c
@@ -112,6 +112,7 @@
/* AArch64 GICv3 registers are not named in GCC */
#define ICC_IGRPEN0 "S3_0_C12_C12_6, %0"
#define ICC_IGRPEN1 "S3_0_C12_C12_7, %0"
+#define ICC_IGRPEN1_EL3 "S3_6_C12_C12_7, %0"
#define ICC_PMR "S3_0_C4_C6_0, %0"
#define ICC_EOIR1 "S3_0_C12_C12_1, %0"
#define ICC_SRE "S3_0_C12_C12_5, %0"
More information about the vc
mailing list