[RTEMS Project] #3433: Add SMP support for RISC-V

[RTEMS trac]

#3433: Add SMP support for RISC-V
-----------------------------+-------------------------------
 Reporter:  Sebastian Huber  |       Owner:  Sebastian Huber
     Type:  project          |      Status:  accepted
 Priority:  normal           |   Milestone:  6.1
Component:  arch/riscv       |     Version:
 Severity:  normal           |  Resolution:
 Keywords:                   |  Blocked By:  3452, 3453, 3459
 Blocking:                   |
-----------------------------+-------------------------------

Comment (by Sebastian Huber <sebastian.huber@…>):

 In [changeset:"5694b0cce4908172af3f6292e7f111ac26620af7/rtems"
 5694b0c/rtems]:
 {{{
 #!CommitTicketReference repository="rtems"
 revision="5694b0cce4908172af3f6292e7f111ac26620af7"
 riscv: New CPU_Exception_frame

 Use the CPU_Interrupt_frame for the volatile context.  Add non-volatile
 registers and extra state on top of it.

 Update #3433.
 }}}

--
Ticket URL: <http://devel.rtems.org/ticket/3433#comment:57>
RTEMS Project <http://www.rtems.org/>
RTEMS Project