RTEMS | microblaze: add AXI timer benchmark support (!838)

[Sam Price (@TheSamPrice)]

Sam Price commented on a discussion: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/838#note_136374


@opticron 
Fixed, also this is using the same clock as the OS clock.
There is another mr that exposes the 2nd clock timer on the microblaze.

This was originally worked by Alex White?
This one will conflict with the timer the OS is using, I believe the benchmark classes dont need the os timer though?


The timer could be moved to the following registers, and not conflict with the system timer.
```
/* Control/Status register 
  * Offset 0x10
  */
  uint32_t tcsr1;
  /* Load register 
  * Offset 0x14
  */
  uint32_t tlr1;
  /* Timer counter register 
  * Offset 0x18
  */
  uint32_t tcr1;
  /* Reserved
  * Offset 0x1c
  */
  uint32_t rsvd1;
```

-- 
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/838#note_136374
You're receiving this email because of your account on gitlab.rtems.org.


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20251127/87172d9c/attachment-0001.htm>