RTEMS | riscv: s-mode use SBI for timer, reset, and SMP support (!1108)

Kinsey Moore (@opticron) gitlab at rtems.org
Wed Mar 18 18:57:23 UTC 2026




Kinsey Moore started a new discussion on bsps/riscv/include/bsp/riscv-fdt.h: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1108#note_146018

 > + *
 > + * @return Returns the last valid address of memory.
 > + */
 > +void *riscv_fdt_get_end_of_memory(const void *fdt);
 > +
 > +/**
 > + * @brief Finds the timebase frequency from the @a fdt properties.
 > + *
 > + * @return Returns the timebase frequency.
 > + */
 > +uint32_t riscv_clock_get_timebase_frequency(const void *fdt);
 > +
 > +/**
 > + * @brief Searches for the ISA @a extension within the @a fdt.
 > + */
 > +bool riscv_has_isa_extension(const void *fdt, const char *extension);

The doxygen function documentation here needs to be completed.

-- 
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1108#note_146018
You're receiving this email because of your account on gitlab.rtems.org.


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260318/f5e4d332/attachment.htm>


More information about the bugs mailing list