RTEMS | RISC-V: Add support for ESP32-C3 (!1160)

[Kinsey Moore (@opticron)]

Kinsey Moore created a merge request: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1160

Project:Branches: opticron/rtems:brmain-add-esp32c3-bsp to rtems/rtos/rtems:main
Author:   Kinsey Moore
Assignee: Kinsey Moore


## Summary

Add support for Espressif Direct Boot header.

riscv: Add a startup hook to copy BSP sections.

riscv: Allow start section load address to be relocated.

riscv: Allow BSS to be specified independent of DATA

riscv: Add support for vectored interrupt controllers

riscv: Make use of MDT conditional on Zicsr

riscv: Add ESP32-C3 BSP and required support.

## Generative AI

<!-- If you have used AI please use the "AI Contribution" template otherwise leave this blank see our fulls statement at https://www.rtems.org/generative-ai/-->


<!-- Default settings, if it is a dropdown it will set after submission -->

-- 
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1160
You're receiving this email because of your account on gitlab.rtems.org.


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260325/095cfbe5/attachment.htm>