[rtems-libbsd commit] Add MIPS cpu specific .h files
Joel Sherrill
joel.sherrill at OARcorp.com
Fri Jul 13 15:38:11 UTC 2012
Grrr... you are right.
Attempting to replace with a file under rtemsbsd with "/* empty file */"
in it.
I was considering generating one of these empty file versions
of cpufunc.h for every architecture. This would let the builds
proceed on every architecture. If we need more contents, then
that can be addressed when someone is doing the specific
adaption and debugging it on that target.
On 07/13/2012 10:31 AM, Gedare Bloom wrote:
> On Fri, Jul 13, 2012 at 9:53 AM, Joel Sherrill<joel at rtems.org> wrote:
>> Module: rtems-libbsd
>> Branch: master
>> Commit: 8db44c67764416cca304aea443b4266397c0e896
>> Changeset: http://git.rtems.org/rtems-libbsd/commit/?id=8db44c67764416cca304aea443b4266397c0e896
>>
>> Author: Kevin Polulak<kpolulak at gmail.com>
>> Date: Fri Jul 13 08:57:28 2012 -0500
>>
>> Add MIPS cpu specific .h files
>>
>> ---
>>
>> freebsd/mips/include/freebsd/machine/cpufunc.h | 410 ++++++++++
>> freebsd/mips/include/freebsd/machine/cpuregs.h | 987 ++++++++++++++++++++++++
>> 2 files changed, 1397 insertions(+), 0 deletions(-)
>>
>> diff --git a/freebsd/mips/include/freebsd/machine/cpufunc.h b/freebsd/mips/include/freebsd/machine/cpufunc.h
>> new file mode 100644
>> index 0000000..f693dcb
>> --- /dev/null
>> +++ b/freebsd/mips/include/freebsd/machine/cpufunc.h
>> @@ -0,0 +1,410 @@
>> +/* $OpenBSD: pio.h,v 1.2 1998/09/15 10:50:12 pefo Exp $ */
>> +
>> +/*-
>> + * Copyright (c) 2002-2004 Juli Mallett. All rights reserved.
>> + *
>> + * Redistribution and use in source and binary forms, with or without
>> + * modification, are permitted provided that the following conditions
>> + * are met:
>> + * 1. Redistributions of source code must retain the above copyright
>> + * notice, this list of conditions and the following disclaimer.
>> + * 2. Redistributions in binary form must reproduce the above copyright
>> + * notice, this list of conditions and the following disclaimer in the
>> + * documentation and/or other materials provided with the distribution.
>> + *
>> + * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
>> + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
>> + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
>> + * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
>> + * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
>> + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
>> + * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
>> + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
>> + * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
>> + * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
>> + * SUCH DAMAGE.
>> + */
>> +/*
>> + * Copyright (c) 1995-1999 Per Fogelstrom. All rights reserved.
>> + *
>> + * Redistribution and use in source and binary forms, with or without
>> + * modification, are permitted provided that the following conditions
>> + * are met:
>> + * 1. Redistributions of source code must retain the above copyright
>> + * notice, this list of conditions and the following disclaimer.
>> + * 2. Redistributions in binary form must reproduce the above copyright
>> + * notice, this list of conditions and the following disclaimer in the
>> + * documentation and/or other materials provided with the distribution.
>> + * 3. All advertising materials mentioning features or use of this software
>> + * must display the following acknowledgement:
>> + * This product includes software developed by Per Fogelstrom.
> This restriction is unacceptable for RTEMS code.
>
>> + * 4. The name of the author may not be used to endorse or promote products
>> + * derived from this software without specific prior written permission
>> + *
>> + * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
>> + * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
>> + * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
>> + * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
>> + * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
>> + * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
>> + * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
>> + * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
>> + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
>> + * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
>> + *
>> + * JNPR: cpufunc.h,v 1.5 2007/08/09 11:23:32 katta
>> + * $FreeBSD$
>> + */
>> +
>> +#ifndef _MACHINE_CPUFUNC_HH_
>> +#define _MACHINE_CPUFUNC_HH_
>> +
>> +#include<freebsd/sys/types.h>
>> +#include<freebsd/machine/cpuregs.h>
>> +
>> +/*
>> + * These functions are required by user-land atomi ops
>> + */
>> +
>> +static __inline void
>> +mips_barrier(void)
>> +{
>> + __asm __volatile (".set noreorder\n\t"
>> + "nop\n\t"
>> + "nop\n\t"
>> + "nop\n\t"
>> + "nop\n\t"
>> + "nop\n\t"
>> + "nop\n\t"
>> + "nop\n\t"
>> + "nop\n\t"
>> + ".set reorder\n\t"
>> + : : : "memory");
>> +}
>> +
>> +static __inline void
>> +mips_cp0_sync(void)
>> +{
>> + __asm __volatile (__XSTRING(COP0_SYNC));
>> +}
>> +
>> +static __inline void
>> +mips_wbflush(void)
>> +{
>> + __asm __volatile ("sync" : : : "memory");
>> + mips_barrier();
>> +}
>> +
>> +static __inline void
>> +mips_read_membar(void)
>> +{
>> + /* Nil */
>> +}
>> +
>> +static __inline void
>> +mips_write_membar(void)
>> +{
>> + mips_wbflush();
>> +}
>> +
>> +#ifdef _KERNEL
>> +#if defined(__mips_n32) || defined(__mips_n64)
>> +#define MIPS_RDRW64_COP0(n,r) \
>> +static __inline uint64_t \
>> +mips_rd_ ## n (void) \
>> +{ \
>> + int v0; \
>> + __asm __volatile ("dmfc0 %[v0], $"__XSTRING(r)";" \
>> + : [v0] "=&r"(v0)); \
>> + mips_barrier(); \
>> + return (v0); \
>> +} \
>> +static __inline void \
>> +mips_wr_ ## n (uint64_t a0) \
>> +{ \
>> + __asm __volatile ("dmtc0 %[a0], $"__XSTRING(r)";" \
>> + __XSTRING(COP0_SYNC)";" \
>> + "nop;" \
>> + "nop;" \
>> + : \
>> + : [a0] "r"(a0)); \
>> + mips_barrier(); \
>> +} struct __hack
>> +
>> +#if defined(__mips_n64)
>> +MIPS_RDRW64_COP0(entrylo0, MIPS_COP_0_TLB_LO0);
>> +MIPS_RDRW64_COP0(entrylo1, MIPS_COP_0_TLB_LO1);
>> +MIPS_RDRW64_COP0(entryhi, MIPS_COP_0_TLB_HI);
>> +MIPS_RDRW64_COP0(pagemask, MIPS_COP_0_TLB_PG_MASK);
>> +#endif
>> +MIPS_RDRW64_COP0(xcontext, MIPS_COP_0_TLB_XCONTEXT);
>> +
>> +#undef MIPS_RDRW64_COP0
>> +#endif
>> +
>> +#define MIPS_RDRW32_COP0(n,r) \
>> +static __inline uint32_t \
>> +mips_rd_ ## n (void) \
>> +{ \
>> + int v0; \
>> + __asm __volatile ("mfc0 %[v0], $"__XSTRING(r)";" \
>> + : [v0] "=&r"(v0)); \
>> + mips_barrier(); \
>> + return (v0); \
>> +} \
>> +static __inline void \
>> +mips_wr_ ## n (uint32_t a0) \
>> +{ \
>> + __asm __volatile ("mtc0 %[a0], $"__XSTRING(r)";" \
>> + __XSTRING(COP0_SYNC)";" \
>> + "nop;" \
>> + "nop;" \
>> + : \
>> + : [a0] "r"(a0)); \
>> + mips_barrier(); \
>> +} struct __hack
>> +
>> +#define MIPS_RDRW32_COP0_SEL(n,r,s) \
>> +static __inline uint32_t \
>> +mips_rd_ ## n(void) \
>> +{ \
>> + int v0; \
>> + __asm __volatile ("mfc0 %[v0], $"__XSTRING(r)", "__XSTRING(s)";" \
>> + : [v0] "=&r"(v0)); \
>> + mips_barrier(); \
>> + return (v0); \
>> +} \
>> +static __inline void \
>> +mips_wr_ ## n(uint32_t a0) \
>> +{ \
>> + __asm __volatile ("mtc0 %[a0], $"__XSTRING(r)", "__XSTRING(s)";" \
>> + __XSTRING(COP0_SYNC)";" \
>> + "nop;" \
>> + "nop;" \
>> + : \
>> + : [a0] "r"(a0)); \
>> + mips_barrier(); \
>> +} struct __hack
>> +
>> +#ifdef CPU_CNMIPS
>> +static __inline void mips_sync_icache (void)
>> +{
>> + __asm __volatile (
>> + ".set push\n"
>> + ".set mips64\n"
>> + ".word 0x041f0000\n" /* xxx ICACHE */
>> + "nop\n"
>> + ".set pop\n"
>> + : : );
>> +}
>> +#endif
>> +
>> +MIPS_RDRW32_COP0(compare, MIPS_COP_0_COMPARE);
>> +MIPS_RDRW32_COP0(config, MIPS_COP_0_CONFIG);
>> +MIPS_RDRW32_COP0_SEL(config1, MIPS_COP_0_CONFIG, 1);
>> +MIPS_RDRW32_COP0_SEL(config2, MIPS_COP_0_CONFIG, 2);
>> +MIPS_RDRW32_COP0_SEL(config3, MIPS_COP_0_CONFIG, 3);
>> +MIPS_RDRW32_COP0(count, MIPS_COP_0_COUNT);
>> +MIPS_RDRW32_COP0(index, MIPS_COP_0_TLB_INDEX);
>> +MIPS_RDRW32_COP0(wired, MIPS_COP_0_TLB_WIRED);
>> +MIPS_RDRW32_COP0(cause, MIPS_COP_0_CAUSE);
>> +MIPS_RDRW32_COP0(status, MIPS_COP_0_STATUS);
>> +
>> +/* XXX: Some of these registers are specific to MIPS32. */
>> +#if !defined(__mips_n64)
>> +MIPS_RDRW32_COP0(entrylo0, MIPS_COP_0_TLB_LO0);
>> +MIPS_RDRW32_COP0(entrylo1, MIPS_COP_0_TLB_LO1);
>> +MIPS_RDRW32_COP0(entryhi, MIPS_COP_0_TLB_HI);
>> +MIPS_RDRW32_COP0(pagemask, MIPS_COP_0_TLB_PG_MASK);
>> +#endif
>> +MIPS_RDRW32_COP0(prid, MIPS_COP_0_PRID);
>> +/* XXX 64-bit? */
>> +MIPS_RDRW32_COP0_SEL(ebase, MIPS_COP_0_PRID, 1);
>> +MIPS_RDRW32_COP0(watchlo, MIPS_COP_0_WATCH_LO);
>> +MIPS_RDRW32_COP0_SEL(watchlo1, MIPS_COP_0_WATCH_LO, 1);
>> +MIPS_RDRW32_COP0_SEL(watchlo2, MIPS_COP_0_WATCH_LO, 2);
>> +MIPS_RDRW32_COP0_SEL(watchlo3, MIPS_COP_0_WATCH_LO, 3);
>> +MIPS_RDRW32_COP0(watchhi, MIPS_COP_0_WATCH_HI);
>> +MIPS_RDRW32_COP0_SEL(watchhi1, MIPS_COP_0_WATCH_HI, 1);
>> +MIPS_RDRW32_COP0_SEL(watchhi2, MIPS_COP_0_WATCH_HI, 2);
>> +MIPS_RDRW32_COP0_SEL(watchhi3, MIPS_COP_0_WATCH_HI, 3);
>> +
>> +MIPS_RDRW32_COP0_SEL(perfcnt0, MIPS_COP_0_PERFCNT, 0);
>> +MIPS_RDRW32_COP0_SEL(perfcnt1, MIPS_COP_0_PERFCNT, 1);
>> +MIPS_RDRW32_COP0_SEL(perfcnt2, MIPS_COP_0_PERFCNT, 2);
>> +MIPS_RDRW32_COP0_SEL(perfcnt3, MIPS_COP_0_PERFCNT, 3);
>> +
>> +#undef MIPS_RDRW32_COP0
>> +
>> +static __inline register_t
>> +intr_disable(void)
>> +{
>> + register_t s;
>> +
>> + s = mips_rd_status();
>> + mips_wr_status(s& ~MIPS_SR_INT_IE);
>> +
>> + return (s& MIPS_SR_INT_IE);
>> +}
>> +
>> +static __inline register_t
>> +intr_enable(void)
>> +{
>> + register_t s;
>> +
>> + s = mips_rd_status();
>> + mips_wr_status(s | MIPS_SR_INT_IE);
>> +
>> + return (s);
>> +}
>> +
>> +static __inline void
>> +intr_restore(register_t ie)
>> +{
>> + if (ie == MIPS_SR_INT_IE) {
>> + intr_enable();
>> + }
>> +}
>> +
>> +static __inline uint32_t
>> +set_intr_mask(uint32_t mask)
>> +{
>> + uint32_t ostatus;
>> +
>> + ostatus = mips_rd_status();
>> + mask = (ostatus& ~MIPS_SR_INT_MASK) | (mask& MIPS_SR_INT_MASK);
>> + mips_wr_status(mask);
>> + return (ostatus);
>> +}
>> +
>> +static __inline uint32_t
>> +get_intr_mask(void)
>> +{
>> +
>> + return (mips_rd_status()& MIPS_SR_INT_MASK);
>> +}
>> +
>> +static __inline void
>> +breakpoint(void)
>> +{
>> + __asm __volatile ("break");
>> +}
>> +
>> +#if defined(__GNUC__)&& !defined(__mips_o32)
>> +static inline uint64_t
>> +mips3_ld(const volatile uint64_t *va)
>> +{
>> + uint64_t rv;
>> +
>> +#if defined(_LP64)
>> + rv = *va;
>> +#else
>> + __asm volatile("ld %0,0(%1)" : "=d"(rv) : "r"(va));
>> +#endif
>> +
>> + return (rv);
>> +}
>> +
>> +static inline void
>> +mips3_sd(volatile uint64_t *va, uint64_t v)
>> +{
>> +#if defined(_LP64)
>> + *va = v;
>> +#else
>> + __asm volatile("sd %0,0(%1)" :: "r"(v), "r"(va));
>> +#endif
>> +}
>> +#else
>> +uint64_t mips3_ld(volatile uint64_t *va);
>> +void mips3_sd(volatile uint64_t *, uint64_t);
>> +#endif /* __GNUC__ */
>> +
>> +#endif /* _KERNEL */
>> +
>> +#define readb(va) (*(volatile uint8_t *) (va))
>> +#define readw(va) (*(volatile uint16_t *) (va))
>> +#define readl(va) (*(volatile uint32_t *) (va))
>> +
>> +#define writeb(va, d) (*(volatile uint8_t *) (va) = (d))
>> +#define writew(va, d) (*(volatile uint16_t *) (va) = (d))
>> +#define writel(va, d) (*(volatile uint32_t *) (va) = (d))
>> +
>> +/*
>> + * I/O macros.
>> + */
>> +
>> +#define outb(a,v) (*(volatile unsigned char*)(a) = (v))
>> +#define out8(a,v) (*(volatile unsigned char*)(a) = (v))
>> +#define outw(a,v) (*(volatile unsigned short*)(a) = (v))
>> +#define out16(a,v) outw(a,v)
>> +#define outl(a,v) (*(volatile unsigned int*)(a) = (v))
>> +#define out32(a,v) outl(a,v)
>> +#define inb(a) (*(volatile unsigned char*)(a))
>> +#define in8(a) (*(volatile unsigned char*)(a))
>> +#define inw(a) (*(volatile unsigned short*)(a))
>> +#define in16(a) inw(a)
>> +#define inl(a) (*(volatile unsigned int*)(a))
>> +#define in32(a) inl(a)
>> +
>> +#define out8rb(a,v) (*(volatile unsigned char*)(a) = (v))
>> +#define out16rb(a,v) (__out16rb((volatile uint16_t *)(a), v))
>> +#define out32rb(a,v) (__out32rb((volatile uint32_t *)(a), v))
>> +#define in8rb(a) (*(volatile unsigned char*)(a))
>> +#define in16rb(a) (__in16rb((volatile uint16_t *)(a)))
>> +#define in32rb(a) (__in32rb((volatile uint32_t *)(a)))
>> +
>> +#define _swap_(x) (((x)>> 24) | ((x)<< 24) | \
>> + (((x)>> 8)& 0xff00) | (((x)& 0xff00)<< 8))
>> +
>> +static __inline void __out32rb(volatile uint32_t *, uint32_t);
>> +static __inline void __out16rb(volatile uint16_t *, uint16_t);
>> +static __inline uint32_t __in32rb(volatile uint32_t *);
>> +static __inline uint16_t __in16rb(volatile uint16_t *);
>> +
>> +static __inline void
>> +__out32rb(volatile uint32_t *a, uint32_t v)
>> +{
>> + uint32_t _v_ = v;
>> +
>> + _v_ = _swap_(_v_);
>> + out32(a, _v_);
>> +}
>> +
>> +static __inline void
>> +__out16rb(volatile uint16_t *a, uint16_t v)
>> +{
>> + uint16_t _v_;
>> +
>> + _v_ = ((v>> 8)& 0xff) | (v<< 8);
>> + out16(a, _v_);
>> +}
>> +
>> +static __inline uint32_t
>> +__in32rb(volatile uint32_t *a)
>> +{
>> + uint32_t _v_;
>> +
>> + _v_ = in32(a);
>> + _v_ = _swap_(_v_);
>> + return _v_;
>> +}
>> +
>> +static __inline uint16_t
>> +__in16rb(volatile uint16_t *a)
>> +{
>> + uint16_t _v_;
>> +
>> + _v_ = in16(a);
>> + _v_ = ((_v_>> 8)& 0xff) | (_v_<< 8);
>> + return _v_;
>> +}
>> +
>> +void insb(uint8_t *, uint8_t *,int);
>> +void insw(uint16_t *, uint16_t *,int);
>> +void insl(uint32_t *, uint32_t *,int);
>> +void outsb(uint8_t *, const uint8_t *,int);
>> +void outsw(uint16_t *, const uint16_t *,int);
>> +void outsl(uint32_t *, const uint32_t *,int);
>> +u_int loadandclear(volatile u_int *addr);
>> +
>> +#endif /* !_MACHINE_CPUFUNC_HH_ */
>> diff --git a/freebsd/mips/include/freebsd/machine/cpuregs.h b/freebsd/mips/include/freebsd/machine/cpuregs.h
>> new file mode 100644
>> index 0000000..db6450f
>> --- /dev/null
>> +++ b/freebsd/mips/include/freebsd/machine/cpuregs.h
>> @@ -0,0 +1,987 @@
>> +/* $NetBSD: cpuregs.h,v 1.70 2006/05/15 02:26:54 simonb Exp $ */
>> +
>> +/*
>> + * Copyright (c) 1992, 1993
>> + * The Regents of the University of California. All rights reserved.
>> + *
>> + * This code is derived from software contributed to Berkeley by
>> + * Ralph Campbell and Rick Macklem.
>> + *
>> + * Redistribution and use in source and binary forms, with or without
>> + * modification, are permitted provided that the following conditions
>> + * are met:
>> + * 1. Redistributions of source code must retain the above copyright
>> + * notice, this list of conditions and the following disclaimer.
>> + * 2. Redistributions in binary form must reproduce the above copyright
>> + * notice, this list of conditions and the following disclaimer in the
>> + * documentation and/or other materials provided with the distribution.
>> + * 3. Neither the name of the University nor the names of its contributors
>> + * may be used to endorse or promote products derived from this software
>> + * without specific prior written permission.
>> + *
>> + * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
>> + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
>> + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
>> + * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
>> + * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
>> + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
>> + * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
>> + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
>> + * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
>> + * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
>> + * SUCH DAMAGE.
>> + *
>> + * @(#)machConst.h 8.1 (Berkeley) 6/10/93
>> + *
>> + * machConst.h --
>> + *
>> + * Machine dependent constants.
>> + *
>> + * Copyright (C) 1989 Digital Equipment Corporation.
>> + * Permission to use, copy, modify, and distribute this software and
>> + * its documentation for any purpose and without fee is hereby granted,
>> + * provided that the above copyright notice appears in all copies.
>> + * Digital Equipment Corporation makes no representations about the
>> + * suitability of this software for any purpose. It is provided "as is"
>> + * without express or implied warranty.
>> + *
>> + * from: Header: /sprite/src/kernel/mach/ds3100.md/RCS/machConst.h,
>> + * v 9.2 89/10/21 15:55:22 jhh Exp SPRITE (DECWRL)
>> + * from: Header: /sprite/src/kernel/mach/ds3100.md/RCS/machAddrs.h,
>> + * v 1.2 89/08/15 18:28:21 rab Exp SPRITE (DECWRL)
>> + * from: Header: /sprite/src/kernel/vm/ds3100.md/RCS/vmPmaxConst.h,
>> + * v 9.1 89/09/18 17:33:00 shirriff Exp SPRITE (DECWRL)
>> + *
>> + * $FreeBSD$
>> + */
>> +
>> +#ifndef _MIPS_CPUREGS_HH_
>> +#define _MIPS_CPUREGS_HH_
>> +
>> +/*
>> + * Address space.
>> + * 32-bit mips CPUS partition their 32-bit address space into four segments:
>> + *
>> + * kuseg 0x00000000 - 0x7fffffff User virtual mem, mapped
>> + * kseg0 0x80000000 - 0x9fffffff Physical memory, cached, unmapped
>> + * kseg1 0xa0000000 - 0xbfffffff Physical memory, uncached, unmapped
>> + * kseg2 0xc0000000 - 0xffffffff kernel-virtual, mapped
>> + *
>> + * Caching of mapped addresses is controlled by bits in the TLB entry.
>> + */
>> +
>> +#define MIPS_KSEG0_LARGEST_PHYS (0x20000000)
>> +#define MIPS_KSEG0_PHYS_MASK (0x1fffffff)
>> +#define MIPS_XKPHYS_LARGEST_PHYS (0x10000000000) /* 40 bit PA */
>> +#define MIPS_XKPHYS_PHYS_MASK (0x0ffffffffff)
>> +
>> +#ifndef LOCORE
>> +#define MIPS_KUSEG_START 0x00000000
>> +#define MIPS_KSEG0_START ((intptr_t)(int32_t)0x80000000)
>> +#define MIPS_KSEG0_END ((intptr_t)(int32_t)0x9fffffff)
>> +#define MIPS_KSEG1_START ((intptr_t)(int32_t)0xa0000000)
>> +#define MIPS_KSEG1_END ((intptr_t)(int32_t)0xbfffffff)
>> +#define MIPS_KSSEG_START ((intptr_t)(int32_t)0xc0000000)
>> +#define MIPS_KSSEG_END ((intptr_t)(int32_t)0xdfffffff)
>> +#define MIPS_KSEG3_START ((intptr_t)(int32_t)0xe0000000)
>> +#define MIPS_KSEG3_END ((intptr_t)(int32_t)0xffffffff)
>> +#define MIPS_KSEG2_START MIPS_KSSEG_START
>> +#define MIPS_KSEG2_END MIPS_KSSEG_END
>> +#endif
>> +
>> +#define MIPS_PHYS_TO_KSEG0(x) ((uintptr_t)(x) | MIPS_KSEG0_START)
>> +#define MIPS_PHYS_TO_KSEG1(x) ((uintptr_t)(x) | MIPS_KSEG1_START)
>> +#define MIPS_KSEG0_TO_PHYS(x) ((uintptr_t)(x)& MIPS_KSEG0_PHYS_MASK)
>> +#define MIPS_KSEG1_TO_PHYS(x) ((uintptr_t)(x)& MIPS_KSEG0_PHYS_MASK)
>> +
>> +#define MIPS_IS_KSEG0_ADDR(x) \
>> + (((vm_offset_t)(x)>= MIPS_KSEG0_START)&& \
>> + ((vm_offset_t)(x)<= MIPS_KSEG0_END))
>> +#define MIPS_IS_KSEG1_ADDR(x) \
>> + (((vm_offset_t)(x)>= MIPS_KSEG1_START)&& \
>> + ((vm_offset_t)(x)<= MIPS_KSEG1_END))
>> +#define MIPS_IS_VALID_PTR(x) (MIPS_IS_KSEG0_ADDR(x) || \
>> + MIPS_IS_KSEG1_ADDR(x))
>> +
>> +/*
>> + * Cache Coherency Attributes:
>> + * UC: Uncached.
>> + * UA: Uncached accelerated.
>> + * C: Cacheable, coherency unspecified.
>> + * CNC: Cacheable non-coherent.
>> + * CC: Cacheable coherent.
>> + * CCE: Cacheable coherent, exclusive read.
>> + * CCEW: Cacheable coherent, exclusive write.
>> + * CCUOW: Cacheable coherent, update on write.
>> + *
>> + * Note that some bits vary in meaning across implementations (and that the
>> + * listing here is no doubt incomplete) and that the optimal cached mode varies
>> + * between implementations. 0x02 is required to be UC and 0x03 is required to
>> + * be a least C.
>> + *
>> + * We define the following logical bits:
>> + * UNCACHED:
>> + * The optimal uncached mode for the target CPU type. This must
>> + * be suitable for use in accessing memory-mapped devices.
>> + * CACHED: The optional cached mode for the target CPU type.
>> + */
>> +
>> +#define MIPS_CCA_UC 0x02 /* Uncached. */
>> +#define MIPS_CCA_C 0x03 /* Cacheable, coherency unspecified. */
>> +
>> +#if defined(CPU_R4000) || defined(CPU_R10000)
>> +#define MIPS_CCA_CNC 0x03
>> +#define MIPS_CCA_CCE 0x04
>> +#define MIPS_CCA_CCEW 0x05
>> +
>> +#ifdef CPU_R4000
>> +#define MIPS_CCA_CCUOW 0x06
>> +#endif
>> +
>> +#ifdef CPU_R10000
>> +#define MIPS_CCA_UA 0x07
>> +#endif
>> +
>> +#define MIPS_CCA_CACHED MIPS_CCA_CCEW
>> +#endif /* defined(CPU_R4000) || defined(CPU_R10000) */
>> +
>> +#if defined(CPU_SB1)
>> +#define MIPS_CCA_CC 0x05 /* Cacheable Coherent. */
>> +#endif
>> +
>> +#ifndef MIPS_CCA_UNCACHED
>> +#define MIPS_CCA_UNCACHED MIPS_CCA_UC
>> +#endif
>> +
>> +/*
>> + * If we don't know which cached mode to use and there is a cache coherent
>> + * mode, use it. If there is not a cache coherent mode, use the required
>> + * cacheable mode.
>> + */
>> +#ifndef MIPS_CCA_CACHED
>> +#ifdef MIPS_CCA_CC
>> +#define MIPS_CCA_CACHED MIPS_CCA_CC
>> +#else
>> +#define MIPS_CCA_CACHED MIPS_CCA_C
>> +#endif
>> +#endif
>> +
>> +#define MIPS_PHYS_TO_XKPHYS(cca,x) \
>> + ((0x2ULL<< 62) | ((unsigned long long)(cca)<< 59) | (x))
>> +#define MIPS_PHYS_TO_XKPHYS_CACHED(x) \
>> + ((0x2ULL<< 62) | ((unsigned long long)(MIPS_CCA_CACHED)<< 59) | (x))
>> +#define MIPS_PHYS_TO_XKPHYS_UNCACHED(x) \
>> + ((0x2ULL<< 62) | ((unsigned long long)(MIPS_CCA_UNCACHED)<< 59) | (x))
>> +
>> +#define MIPS_XKPHYS_TO_PHYS(x) ((uintptr_t)(x)& MIPS_XKPHYS_PHYS_MASK)
>> +
>> +#define MIPS_XKPHYS_START 0x8000000000000000
>> +#define MIPS_XKPHYS_END 0xbfffffffffffffff
>> +#define MIPS_XUSEG_START 0x0000000000000000
>> +#define MIPS_XUSEG_END 0x0000010000000000
>> +#define MIPS_XKSEG_START 0xc000000000000000
>> +#define MIPS_XKSEG_END 0xc00000ff80000000
>> +#define MIPS_XKSEG_COMPAT32_START 0xffffffff80000000
>> +#define MIPS_XKSEG_COMPAT32_END 0xffffffffffffffff
>> +#define MIPS_XKSEG_TO_COMPAT32(va) ((va)& 0xffffffff)
>> +
>> +#ifdef __mips_n64
>> +#define MIPS_DIRECT_MAPPABLE(pa) 1
>> +#define MIPS_PHYS_TO_DIRECT(pa) MIPS_PHYS_TO_XKPHYS_CACHED(pa)
>> +#define MIPS_PHYS_TO_DIRECT_UNCACHED(pa) MIPS_PHYS_TO_XKPHYS_UNCACHED(pa)
>> +#define MIPS_DIRECT_TO_PHYS(va) MIPS_XKPHYS_TO_PHYS(va)
>> +#else
>> +#define MIPS_DIRECT_MAPPABLE(pa) ((pa)< MIPS_KSEG0_LARGEST_PHYS)
>> +#define MIPS_PHYS_TO_DIRECT(pa) MIPS_PHYS_TO_KSEG0(pa)
>> +#define MIPS_PHYS_TO_DIRECT_UNCACHED(pa) MIPS_PHYS_TO_KSEG1(pa)
>> +#define MIPS_DIRECT_TO_PHYS(va) MIPS_KSEG0_TO_PHYS(va)
>> +#endif
>> +
>> +/* CPU dependent mtc0 hazard hook */
>> +#ifdef CPU_CNMIPS
>> +#define COP0_SYNC nop; nop; nop; nop; nop;
>> +#elif defined(CPU_SB1)
>> +#define COP0_SYNC ssnop; ssnop; ssnop; ssnop; ssnop; ssnop; ssnop; ssnop; ssnop
>> +#elif defined(CPU_RMI)
>> +#define COP0_SYNC
>> +#else
>> +/*
>> + * Pick a reasonable default based on the "typical" spacing described in the
>> + * "CP0 Hazards" chapter of MIPS Architecture Book Vol III.
>> + */
>> +#define COP0_SYNC ssnop; ssnop; ssnop; ssnop; ssnop
>> +#endif
>> +#define COP0_HAZARD_FPUENABLE nop; nop; nop; nop;
>> +
>> +/*
>> + * The bits in the cause register.
>> + *
>> + * Bits common to r3000 and r4000:
>> + *
>> + * MIPS_CR_BR_DELAY Exception happened in branch delay slot.
>> + * MIPS_CR_COP_ERR Coprocessor error.
>> + * MIPS_CR_IP Interrupt pending bits defined below.
>> + * (same meaning as in CAUSE register).
>> + * MIPS_CR_EXC_CODE The exception type (see exception codes below).
>> + *
>> + * Differences:
>> + * r3k has 4 bits of execption type, r4k has 5 bits.
>> + */
>> +#define MIPS_CR_BR_DELAY 0x80000000
>> +#define MIPS_CR_COP_ERR 0x30000000
>> +#define MIPS1_CR_EXC_CODE 0x0000003C /* four bits */
>> +#define MIPS3_CR_EXC_CODE 0x0000007C /* five bits */
>> +#define MIPS_CR_IP 0x0000FF00
>> +#define MIPS_CR_EXC_CODE_SHIFT 2
>> +
>> +/*
>> + * The bits in the status register. All bits are active when set to 1.
>> + *
>> + * R3000 status register fields:
>> + * MIPS_SR_COP_USABILITY Control the usability of the four coprocessors.
>> + * MIPS_SR_TS TLB shutdown.
>> + *
>> + * MIPS_SR_INT_IE Master (current) interrupt enable bit.
>> + *
>> + * Differences:
>> + * r3k has cache control is via frobbing SR register bits, whereas the
>> + * r4k cache control is via explicit instructions.
>> + * r3k has a 3-entry stack of kernel/user bits, whereas the
>> + * r4k has kernel/supervisor/user.
>> + */
>> +#define MIPS_SR_COP_USABILITY 0xf0000000
>> +#define MIPS_SR_COP_0_BIT 0x10000000
>> +#define MIPS_SR_COP_1_BIT 0x20000000
>> +#define MIPS_SR_COP_2_BIT 0x40000000
>> +
>> + /* r4k and r3k differences, see below */
>> +
>> +#define MIPS_SR_MX 0x01000000 /* MIPS64 */
>> +#define MIPS_SR_PX 0x00800000 /* MIPS64 */
>> +#define MIPS_SR_BEV 0x00400000 /* Use boot exception vector */
>> +#define MIPS_SR_TS 0x00200000
>> +#define MIPS_SR_DE 0x00010000
>> +
>> +#define MIPS_SR_INT_IE 0x00000001
>> +/*#define MIPS_SR_MBZ 0x0f8000c0*/ /* Never used, true for r3k */
>> +#define MIPS_SR_INT_MASK 0x0000ff00
>> +
>> +/*
>> + * The R2000/R3000-specific status register bit definitions.
>> + * all bits are active when set to 1.
>> + *
>> + * MIPS_SR_PARITY_ERR Parity error.
>> + * MIPS_SR_CACHE_MISS Most recent D-cache load resulted in a miss.
>> + * MIPS_SR_PARITY_ZERO Zero replaces outgoing parity bits.
>> + * MIPS_SR_SWAP_CACHES Swap I-cache and D-cache.
>> + * MIPS_SR_ISOL_CACHES Isolate D-cache from main memory.
>> + * Interrupt enable bits defined below.
>> + * MIPS_SR_KU_OLD Old kernel/user mode bit. 1 => user mode.
>> + * MIPS_SR_INT_ENA_OLD Old interrupt enable bit.
>> + * MIPS_SR_KU_PREV Previous kernel/user mode bit. 1 => user mode.
>> + * MIPS_SR_INT_ENA_PREV Previous interrupt enable bit.
>> + * MIPS_SR_KU_CUR Current kernel/user mode bit. 1 => user mode.
>> + */
>> +
>> +#define MIPS1_PARITY_ERR 0x00100000
>> +#define MIPS1_CACHE_MISS 0x00080000
>> +#define MIPS1_PARITY_ZERO 0x00040000
>> +#define MIPS1_SWAP_CACHES 0x00020000
>> +#define MIPS1_ISOL_CACHES 0x00010000
>> +
>> +#define MIPS1_SR_KU_OLD 0x00000020 /* 2nd stacked KU/IE*/
>> +#define MIPS1_SR_INT_ENA_OLD 0x00000010 /* 2nd stacked KU/IE*/
>> +#define MIPS1_SR_KU_PREV 0x00000008 /* 1st stacked KU/IE*/
>> +#define MIPS1_SR_INT_ENA_PREV 0x00000004 /* 1st stacked KU/IE*/
>> +#define MIPS1_SR_KU_CUR 0x00000002 /* current KU */
>> +
>> +/* backwards compatibility */
>> +#define MIPS_SR_PARITY_ERR MIPS1_PARITY_ERR
>> +#define MIPS_SR_CACHE_MISS MIPS1_CACHE_MISS
>> +#define MIPS_SR_PARITY_ZERO MIPS1_PARITY_ZERO
>> +#define MIPS_SR_SWAP_CACHES MIPS1_SWAP_CACHES
>> +#define MIPS_SR_ISOL_CACHES MIPS1_ISOL_CACHES
>> +
>> +#define MIPS_SR_KU_OLD MIPS1_SR_KU_OLD
>> +#define MIPS_SR_INT_ENA_OLD MIPS1_SR_INT_ENA_OLD
>> +#define MIPS_SR_KU_PREV MIPS1_SR_KU_PREV
>> +#define MIPS_SR_KU_CUR MIPS1_SR_KU_CUR
>> +#define MIPS_SR_INT_ENA_PREV MIPS1_SR_INT_ENA_PREV
>> +
>> +/*
>> + * R4000 status register bit definitons,
>> + * where different from r2000/r3000.
>> + */
>> +#define MIPS3_SR_XX 0x80000000
>> +#define MIPS3_SR_RP 0x08000000
>> +#define MIPS3_SR_FR 0x04000000
>> +#define MIPS3_SR_RE 0x02000000
>> +
>> +#define MIPS3_SR_DIAG_DL 0x01000000 /* QED 52xx */
>> +#define MIPS3_SR_DIAG_IL 0x00800000 /* QED 52xx */
>> +#define MIPS3_SR_SR 0x00100000
>> +#define MIPS3_SR_NMI 0x00080000 /* MIPS32/64 */
>> +#define MIPS3_SR_DIAG_CH 0x00040000
>> +#define MIPS3_SR_DIAG_CE 0x00020000
>> +#define MIPS3_SR_DIAG_PE 0x00010000
>> +#define MIPS3_SR_EIE 0x00010000 /* TX79/R5900 */
>> +#define MIPS3_SR_KX 0x00000080
>> +#define MIPS3_SR_SX 0x00000040
>> +#define MIPS3_SR_UX 0x00000020
>> +#define MIPS3_SR_KSU_MASK 0x00000018
>> +#define MIPS3_SR_KSU_USER 0x00000010
>> +#define MIPS3_SR_KSU_SUPER 0x00000008
>> +#define MIPS3_SR_KSU_KERNEL 0x00000000
>> +#define MIPS3_SR_ERL 0x00000004
>> +#define MIPS3_SR_EXL 0x00000002
>> +
>> +#ifdef MIPS3_5900
>> +#undef MIPS_SR_INT_IE
>> +#define MIPS_SR_INT_IE 0x00010001 /* XXX */
>> +#endif
>> +
>> +#define MIPS_SR_SOFT_RESET MIPS3_SR_SR
>> +#define MIPS_SR_DIAG_CH MIPS3_SR_DIAG_CH
>> +#define MIPS_SR_DIAG_CE MIPS3_SR_DIAG_CE
>> +#define MIPS_SR_DIAG_PE MIPS3_SR_DIAG_PE
>> +#define MIPS_SR_KX MIPS3_SR_KX
>> +#define MIPS_SR_SX MIPS3_SR_SX
>> +#define MIPS_SR_UX MIPS3_SR_UX
>> +
>> +#define MIPS_SR_KSU_MASK MIPS3_SR_KSU_MASK
>> +#define MIPS_SR_KSU_USER MIPS3_SR_KSU_USER
>> +#define MIPS_SR_KSU_SUPER MIPS3_SR_KSU_SUPER
>> +#define MIPS_SR_KSU_KERNEL MIPS3_SR_KSU_KERNEL
>> +#define MIPS_SR_ERL MIPS3_SR_ERL
>> +#define MIPS_SR_EXL MIPS3_SR_EXL
>> +
>> +
>> +/*
>> + * The interrupt masks.
>> + * If a bit in the mask is 1 then the interrupt is enabled (or pending).
>> + */
>> +#define MIPS_INT_MASK 0xff00
>> +#define MIPS_INT_MASK_5 0x8000
>> +#define MIPS_INT_MASK_4 0x4000
>> +#define MIPS_INT_MASK_3 0x2000
>> +#define MIPS_INT_MASK_2 0x1000
>> +#define MIPS_INT_MASK_1 0x0800
>> +#define MIPS_INT_MASK_0 0x0400
>> +#define MIPS_HARD_INT_MASK 0xfc00
>> +#define MIPS_SOFT_INT_MASK_1 0x0200
>> +#define MIPS_SOFT_INT_MASK_0 0x0100
>> +
>> +/*
>> + * mips3 CPUs have on-chip timer at INT_MASK_5. Each platform can
>> + * choose to enable this interrupt.
>> + */
>> +#if defined(MIPS3_ENABLE_CLOCK_INTR)
>> +#define MIPS3_INT_MASK MIPS_INT_MASK
>> +#define MIPS3_HARD_INT_MASK MIPS_HARD_INT_MASK
>> +#else
>> +#define MIPS3_INT_MASK (MIPS_INT_MASK& ~MIPS_INT_MASK_5)
>> +#define MIPS3_HARD_INT_MASK (MIPS_HARD_INT_MASK& ~MIPS_INT_MASK_5)
>> +#endif
>> +
>> +/*
>> + * The bits in the context register.
>> + */
>> +#define MIPS1_CNTXT_PTE_BASE 0xFFE00000
>> +#define MIPS1_CNTXT_BAD_VPN 0x001FFFFC
>> +
>> +#define MIPS3_CNTXT_PTE_BASE 0xFF800000
>> +#define MIPS3_CNTXT_BAD_VPN2 0x007FFFF0
>> +
>> +/*
>> + * Location of MIPS32 exception vectors. Most are multiplexed in
>> + * the sense that further decoding is necessary (e.g. reading the
>> + * CAUSE register or NMI bits in STATUS).
>> + * Most interrupts go via the
>> + * The INT vector is dedicated for hardware interrupts; it is
>> + * only referenced if the IV bit in CAUSE is set to 1.
>> + */
>> +#define MIPS_VEC_RESET 0xBFC00000 /* Hard, soft, or NMI */
>> +#define MIPS_VEC_EJTAG 0xBFC00480
>> +#define MIPS_VEC_TLB 0x80000000
>> +#define MIPS_VEC_XTLB 0x80000080
>> +#define MIPS_VEC_CACHE 0x80000100
>> +#define MIPS_VEC_GENERIC 0x80000180 /* Most exceptions */
>> +#define MIPS_VEC_INTERRUPT 0x80000200
>> +
>> +/*
>> + * The bits in the MIPS3 config register.
>> + *
>> + * bit 0..5: R/W, Bit 6..31: R/O
>> + */
>> +
>> +/* kseg0 coherency algorithm - see MIPS3_TLB_ATTR values */
>> +#define MIPS3_CONFIG_K0_MASK 0x00000007
>> +
>> +/*
>> + * R/W Update on Store Conditional
>> + * 0: Store Conditional uses coherency algorithm specified by TLB
>> + * 1: Store Conditional uses cacheable coherent update on write
>> + */
>> +#define MIPS3_CONFIG_CU 0x00000008
>> +
>> +#define MIPS3_CONFIG_DB 0x00000010 /* Primary D-cache line size */
>> +#define MIPS3_CONFIG_IB 0x00000020 /* Primary I-cache line size */
>> +#define MIPS3_CONFIG_CACHE_L1_LSIZE(config, bit) \
>> + (((config)& (bit)) ? 32 : 16)
>> +
>> +#define MIPS3_CONFIG_DC_MASK 0x000001c0 /* Primary D-cache size */
>> +#define MIPS3_CONFIG_DC_SHIFT 6
>> +#define MIPS3_CONFIG_IC_MASK 0x00000e00 /* Primary I-cache size */
>> +#define MIPS3_CONFIG_IC_SHIFT 9
>> +#define MIPS3_CONFIG_C_DEFBASE 0x1000 /* default base 2^12 */
>> +
>> +/* Cache size mode indication: available only on Vr41xx CPUs */
>> +#define MIPS3_CONFIG_CS 0x00001000
>> +#define MIPS3_CONFIG_C_4100BASE 0x0400 /* base is 2^10 if CS=1 */
>> +#define MIPS3_CONFIG_CACHE_SIZE(config, mask, base, shift) \
>> + ((base)<< (((config)& (mask))>> (shift)))
>> +
>> +/* External cache enable: Controls L2 for R5000/Rm527x and L3 for Rm7000 */
>> +#define MIPS3_CONFIG_SE 0x00001000
>> +
>> +/* Block ordering: 0: sequential, 1: sub-block */
>> +#define MIPS3_CONFIG_EB 0x00002000
>> +
>> +/* ECC mode - 0: ECC mode, 1: parity mode */
>> +#define MIPS3_CONFIG_EM 0x00004000
>> +
>> +/* BigEndianMem - 0: kernel and memory are little endian, 1: big endian */
>> +#define MIPS3_CONFIG_BE 0x00008000
>> +
>> +/* Dirty Shared coherency state - 0: enabled, 1: disabled */
>> +#define MIPS3_CONFIG_SM 0x00010000
>> +
>> +/* Secondary Cache - 0: present, 1: not present */
>> +#define MIPS3_CONFIG_SC 0x00020000
>> +
>> +/* System Port width - 0: 64-bit, 1: 32-bit (QED RM523x), 2,3: reserved */
>> +#define MIPS3_CONFIG_EW_MASK 0x000c0000
>> +#define MIPS3_CONFIG_EW_SHIFT 18
>> +
>> +/* Secondary Cache port width - 0: 128-bit data path to S-cache, 1: reserved */
>> +#define MIPS3_CONFIG_SW 0x00100000
>> +
>> +/* Split Secondary Cache Mode - 0: I/D mixed, 1: I/D separated by SCAddr(17) */
>> +#define MIPS3_CONFIG_SS 0x00200000
>> +
>> +/* Secondary Cache line size */
>> +#define MIPS3_CONFIG_SB_MASK 0x00c00000
>> +#define MIPS3_CONFIG_SB_SHIFT 22
>> +#define MIPS3_CONFIG_CACHE_L2_LSIZE(config) \
>> + (0x10<< (((config)& MIPS3_CONFIG_SB_MASK)>> MIPS3_CONFIG_SB_SHIFT))
>> +
>> +/* Write back data rate */
>> +#define MIPS3_CONFIG_EP_MASK 0x0f000000
>> +#define MIPS3_CONFIG_EP_SHIFT 24
>> +
>> +/* System clock ratio - this value is CPU dependent */
>> +#define MIPS3_CONFIG_EC_MASK 0x70000000
>> +#define MIPS3_CONFIG_EC_SHIFT 28
>> +
>> +/* Master-Checker Mode - 1: enabled */
>> +#define MIPS3_CONFIG_CM 0x80000000
>> +
>> +/*
>> + * The bits in the MIPS4 config register.
>> + */
>> +
>> +/* kseg0 coherency algorithm - see MIPS3_TLB_ATTR values */
>> +#define MIPS4_CONFIG_K0_MASK MIPS3_CONFIG_K0_MASK
>> +#define MIPS4_CONFIG_DN_MASK 0x00000018 /* Device number */
>> +#define MIPS4_CONFIG_CT 0x00000020 /* CohPrcReqTar */
>> +#define MIPS4_CONFIG_PE 0x00000040 /* PreElmReq */
>> +#define MIPS4_CONFIG_PM_MASK 0x00000180 /* PreReqMax */
>> +#define MIPS4_CONFIG_EC_MASK 0x00001e00 /* SysClkDiv */
>> +#define MIPS4_CONFIG_SB 0x00002000 /* SCBlkSize */
>> +#define MIPS4_CONFIG_SK 0x00004000 /* SCColEn */
>> +#define MIPS4_CONFIG_BE 0x00008000 /* MemEnd */
>> +#define MIPS4_CONFIG_SS_MASK 0x00070000 /* SCSize */
>> +#define MIPS4_CONFIG_SC_MASK 0x00380000 /* SCClkDiv */
>> +#define MIPS4_CONFIG_RESERVED 0x03c00000 /* Reserved wired 0 */
>> +#define MIPS4_CONFIG_DC_MASK 0x1c000000 /* Primary D-Cache size */
>> +#define MIPS4_CONFIG_IC_MASK 0xe0000000 /* Primary I-Cache size */
>> +
>> +#define MIPS4_CONFIG_DC_SHIFT 26
>> +#define MIPS4_CONFIG_IC_SHIFT 29
>> +
>> +#define MIPS4_CONFIG_CACHE_SIZE(config, mask, base, shift) \
>> + ((base)<< (((config)& (mask))>> (shift)))
>> +
>> +#define MIPS4_CONFIG_CACHE_L2_LSIZE(config) \
>> + (((config)& MIPS4_CONFIG_SB) ? 128 : 64)
>> +
>> +/*
>> + * Location of exception vectors.
>> + *
>> + * Common vectors: reset and UTLB miss.
>> + */
>> +#define MIPS_RESET_EXC_VEC ((intptr_t)(int32_t)0xBFC00000)
>> +#define MIPS_UTLB_MISS_EXC_VEC ((intptr_t)(int32_t)0x80000000)
>> +
>> +/*
>> + * MIPS-1 general exception vector (everything else)
>> + */
>> +#define MIPS1_GEN_EXC_VEC ((intptr_t)(int32_t)0x80000080)
>> +
>> +/*
>> + * MIPS-III exception vectors
>> + */
>> +#define MIPS3_XTLB_MISS_EXC_VEC ((intptr_t)(int32_t)0x80000080)
>> +#define MIPS3_CACHE_ERR_EXC_VEC ((intptr_t)(int32_t)0x80000100)
>> +#define MIPS3_GEN_EXC_VEC ((intptr_t)(int32_t)0x80000180)
>> +
>> +/*
>> + * TX79 (R5900) exception vectors
>> + */
>> +#define MIPS_R5900_COUNTER_EXC_VEC 0x80000080
>> +#define MIPS_R5900_DEBUG_EXC_VEC 0x80000100
>> +
>> +/*
>> + * MIPS32/MIPS64 (and some MIPS3) dedicated interrupt vector.
>> + */
>> +#define MIPS3_INTR_EXC_VEC 0x80000200
>> +
>> +/*
>> + * Coprocessor 0 registers:
>> + *
>> + * v--- width for mips I,III,32,64
>> + * (3=32bit, 6=64bit, i=impl dep)
>> + * 0 MIPS_COP_0_TLB_INDEX 3333 TLB Index.
>> + * 1 MIPS_COP_0_TLB_RANDOM 3333 TLB Random.
>> + * 2 MIPS_COP_0_TLB_LO0 .636 r4k TLB entry low.
>> + * 3 MIPS_COP_0_TLB_LO1 .636 r4k TLB entry low, extended.
>> + * 4 MIPS_COP_0_TLB_CONTEXT 3636 TLB Context.
>> + * 5 MIPS_COP_0_TLB_PG_MASK .333 TLB Page Mask register.
>> + * 6 MIPS_COP_0_TLB_WIRED .333 Wired TLB number.
>> + * 7 MIPS_COP_0_INFO ..33 Info registers
>> + * 8 MIPS_COP_0_BAD_VADDR 3636 Bad virtual address.
>> + * 9 MIPS_COP_0_COUNT .333 Count register.
>> + * 10 MIPS_COP_0_TLB_HI 3636 TLB entry high.
>> + * 11 MIPS_COP_0_COMPARE .333 Compare (against Count).
>> + * 12 MIPS_COP_0_STATUS 3333 Status register.
>> + * 13 MIPS_COP_0_CAUSE 3333 Exception cause register.
>> + * 14 MIPS_COP_0_EXC_PC 3636 Exception PC.
>> + * 15 MIPS_COP_0_PRID 3333 Processor revision identifier.
>> + * 16 MIPS_COP_0_CONFIG 3333 Configuration register.
>> + * 16/1 MIPS_COP_0_CONFIG1 ..33 Configuration register 1.
>> + * 16/2 MIPS_COP_0_CONFIG2 ..33 Configuration register 2.
>> + * 16/3 MIPS_COP_0_CONFIG3 ..33 Configuration register 3.
>> + * 17 MIPS_COP_0_LLADDR .336 Load Linked Address.
>> + * 18 MIPS_COP_0_WATCH_LO .336 WatchLo register.
>> + * 19 MIPS_COP_0_WATCH_HI .333 WatchHi register.
>> + * 20 MIPS_COP_0_TLB_XCONTEXT .6.6 TLB XContext register.
>> + * 23 MIPS_COP_0_DEBUG .... Debug JTAG register.
>> + * 24 MIPS_COP_0_DEPC .... DEPC JTAG register.
>> + * 25 MIPS_COP_0_PERFCNT ..36 Performance Counter register.
>> + * 26 MIPS_COP_0_ECC .3ii ECC / Error Control register.
>> + * 27 MIPS_COP_0_CACHE_ERR .3ii Cache Error register.
>> + * 28/0 MIPS_COP_0_TAG_LO .3ii Cache TagLo register (instr).
>> + * 28/1 MIPS_COP_0_DATA_LO ..ii Cache DataLo register (instr).
>> + * 28/2 MIPS_COP_0_TAG_LO ..ii Cache TagLo register (data).
>> + * 28/3 MIPS_COP_0_DATA_LO ..ii Cache DataLo register (data).
>> + * 29/0 MIPS_COP_0_TAG_HI .3ii Cache TagHi register (instr).
>> + * 29/1 MIPS_COP_0_DATA_HI ..ii Cache DataHi register (instr).
>> + * 29/2 MIPS_COP_0_TAG_HI ..ii Cache TagHi register (data).
>> + * 29/3 MIPS_COP_0_DATA_HI ..ii Cache DataHi register (data).
>> + * 30 MIPS_COP_0_ERROR_PC .636 Error EPC register.
>> + * 31 MIPS_COP_0_DESAVE .... DESAVE JTAG register.
>> + */
>> +
>> +/* Deal with inclusion from an assembly file. */
>> +#if defined(_LOCORE) || defined(LOCORE)
>> +#define _(n) $n
>> +#else
>> +#define _(n) n
>> +#endif
>> +
>> +
>> +#define MIPS_COP_0_TLB_INDEX _(0)
>> +#define MIPS_COP_0_TLB_RANDOM _(1)
>> + /* Name and meaning of TLB bits for $2 differ on r3k and r4k. */
>> +
>> +#define MIPS_COP_0_TLB_CONTEXT _(4)
>> + /* $5 and $6 new with MIPS-III */
>> +#define MIPS_COP_0_BAD_VADDR _(8)
>> +#define MIPS_COP_0_TLB_HI _(10)
>> +#define MIPS_COP_0_STATUS _(12)
>> +#define MIPS_COP_0_CAUSE _(13)
>> +#define MIPS_COP_0_EXC_PC _(14)
>> +#define MIPS_COP_0_PRID _(15)
>> +
>> +/* MIPS-III */
>> +#define MIPS_COP_0_TLB_LO0 _(2)
>> +#define MIPS_COP_0_TLB_LO1 _(3)
>> +
>> +#define MIPS_COP_0_TLB_PG_MASK _(5)
>> +#define MIPS_COP_0_TLB_WIRED _(6)
>> +
>> +#define MIPS_COP_0_COUNT _(9)
>> +#define MIPS_COP_0_COMPARE _(11)
>> +
>> +#define MIPS_COP_0_CONFIG _(16)
>> +#define MIPS_COP_0_LLADDR _(17)
>> +#define MIPS_COP_0_WATCH_LO _(18)
>> +#define MIPS_COP_0_WATCH_HI _(19)
>> +#define MIPS_COP_0_TLB_XCONTEXT _(20)
>> +#define MIPS_COP_0_ECC _(26)
>> +#define MIPS_COP_0_CACHE_ERR _(27)
>> +#define MIPS_COP_0_TAG_LO _(28)
>> +#define MIPS_COP_0_TAG_HI _(29)
>> +#define MIPS_COP_0_ERROR_PC _(30)
>> +
>> +/* MIPS32/64 */
>> +#define MIPS_COP_0_INFO _(7)
>> +#define MIPS_COP_0_DEBUG _(23)
>> +#define MIPS_COP_0_DEPC _(24)
>> +#define MIPS_COP_0_PERFCNT _(25)
>> +#define MIPS_COP_0_DATA_LO _(28)
>> +#define MIPS_COP_0_DATA_HI _(29)
>> +#define MIPS_COP_0_DESAVE _(31)
>> +
>> +/* MIPS32 Config register definitions */
>> +#define MIPS_MMU_NONE 0x00 /* No MMU present */
>> +#define MIPS_MMU_TLB 0x01 /* Standard TLB */
>> +#define MIPS_MMU_BAT 0x02 /* Standard BAT */
>> +#define MIPS_MMU_FIXED 0x03 /* Standard fixed mapping */
>> +
>> +#define MIPS_CONFIG0_MT_MASK 0x00000380 /* bits 9..7 MMU Type */
>> +#define MIPS_CONFIG0_MT_SHIFT 7
>> +#define MIPS_CONFIG0_BE 0x00008000 /* data is big-endian */
>> +#define MIPS_CONFIG0_VI 0x00000004 /* instruction cache is virtual */
>> +
>> +#define MIPS_CONFIG1_TLBSZ_MASK 0x7E000000 /* bits 30..25 # tlb entries minus one */
>> +#define MIPS_CONFIG1_TLBSZ_SHIFT 25
>> +#define MIPS_MAX_TLB_ENTRIES 64
>> +
>> +#define MIPS_CONFIG1_IS_MASK 0x01C00000 /* bits 24..22 icache sets per way */
>> +#define MIPS_CONFIG1_IS_SHIFT 22
>> +#define MIPS_CONFIG1_IL_MASK 0x00380000 /* bits 21..19 icache line size */
>> +#define MIPS_CONFIG1_IL_SHIFT 19
>> +#define MIPS_CONFIG1_IA_MASK 0x00070000 /* bits 18..16 icache associativity */
>> +#define MIPS_CONFIG1_IA_SHIFT 16
>> +#define MIPS_CONFIG1_DS_MASK 0x0000E000 /* bits 15..13 dcache sets per way */
>> +#define MIPS_CONFIG1_DS_SHIFT 13
>> +#define MIPS_CONFIG1_DL_MASK 0x00001C00 /* bits 12..10 dcache line size */
>> +#define MIPS_CONFIG1_DL_SHIFT 10
>> +#define MIPS_CONFIG1_DA_MASK 0x00000380 /* bits 9.. 7 dcache associativity */
>> +#define MIPS_CONFIG1_DA_SHIFT 7
>> +#define MIPS_CONFIG1_LOWBITS 0x0000007F
>> +#define MIPS_CONFIG1_C2 0x00000040 /* Coprocessor 2 implemented */
>> +#define MIPS_CONFIG1_MD 0x00000020 /* MDMX ASE implemented (MIPS64) */
>> +#define MIPS_CONFIG1_PC 0x00000010 /* Performance counters implemented */
>> +#define MIPS_CONFIG1_WR 0x00000008 /* Watch registers implemented */
>> +#define MIPS_CONFIG1_CA 0x00000004 /* MIPS16e ISA implemented */
>> +#define MIPS_CONFIG1_EP 0x00000002 /* EJTAG implemented */
>> +#define MIPS_CONFIG1_FP 0x00000001 /* FPU implemented */
>> +
>> +/*
>> + * Values for the code field in a break instruction.
>> + */
>> +#define MIPS_BREAK_INSTR 0x0000000d
>> +#define MIPS_BREAK_VAL_MASK 0x03ff0000
>> +#define MIPS_BREAK_VAL_SHIFT 16
>> +#define MIPS_BREAK_KDB_VAL 512
>> +#define MIPS_BREAK_SSTEP_VAL 513
>> +#define MIPS_BREAK_BRKPT_VAL 514
>> +#define MIPS_BREAK_SOVER_VAL 515
>> +#define MIPS_BREAK_DDB_VAL 516
>> +#define MIPS_BREAK_KDB (MIPS_BREAK_INSTR | \
>> + (MIPS_BREAK_KDB_VAL<< MIPS_BREAK_VAL_SHIFT))
>> +#define MIPS_BREAK_SSTEP (MIPS_BREAK_INSTR | \
>> + (MIPS_BREAK_SSTEP_VAL<< MIPS_BREAK_VAL_SHIFT))
>> +#define MIPS_BREAK_BRKPT (MIPS_BREAK_INSTR | \
>> + (MIPS_BREAK_BRKPT_VAL<< MIPS_BREAK_VAL_SHIFT))
>> +#define MIPS_BREAK_SOVER (MIPS_BREAK_INSTR | \
>> + (MIPS_BREAK_SOVER_VAL<< MIPS_BREAK_VAL_SHIFT))
>> +#define MIPS_BREAK_DDB (MIPS_BREAK_INSTR | \
>> + (MIPS_BREAK_DDB_VAL<< MIPS_BREAK_VAL_SHIFT))
>> +
>> +/*
>> + * Mininum and maximum cache sizes.
>> + */
>> +#define MIPS_MIN_CACHE_SIZE (16 * 1024)
>> +#define MIPS_MAX_CACHE_SIZE (256 * 1024)
>> +#define MIPS3_MAX_PCACHE_SIZE (32 * 1024) /* max. primary cache size */
>> +
>> +/*
>> + * The floating point version and status registers.
>> + */
>> +#define MIPS_FPU_ID $0
>> +#define MIPS_FPU_CSR $31
>> +
>> +/*
>> + * The floating point coprocessor status register bits.
>> + */
>> +#define MIPS_FPU_ROUNDING_BITS 0x00000003
>> +#define MIPS_FPU_ROUND_RN 0x00000000
>> +#define MIPS_FPU_ROUND_RZ 0x00000001
>> +#define MIPS_FPU_ROUND_RP 0x00000002
>> +#define MIPS_FPU_ROUND_RM 0x00000003
>> +#define MIPS_FPU_STICKY_BITS 0x0000007c
>> +#define MIPS_FPU_STICKY_INEXACT 0x00000004
>> +#define MIPS_FPU_STICKY_UNDERFLOW 0x00000008
>> +#define MIPS_FPU_STICKY_OVERFLOW 0x00000010
>> +#define MIPS_FPU_STICKY_DIV0 0x00000020
>> +#define MIPS_FPU_STICKY_INVALID 0x00000040
>> +#define MIPS_FPU_ENABLE_BITS 0x00000f80
>> +#define MIPS_FPU_ENABLE_INEXACT 0x00000080
>> +#define MIPS_FPU_ENABLE_UNDERFLOW 0x00000100
>> +#define MIPS_FPU_ENABLE_OVERFLOW 0x00000200
>> +#define MIPS_FPU_ENABLE_DIV0 0x00000400
>> +#define MIPS_FPU_ENABLE_INVALID 0x00000800
>> +#define MIPS_FPU_EXCEPTION_BITS 0x0003f000
>> +#define MIPS_FPU_EXCEPTION_INEXACT 0x00001000
>> +#define MIPS_FPU_EXCEPTION_UNDERFLOW 0x00002000
>> +#define MIPS_FPU_EXCEPTION_OVERFLOW 0x00004000
>> +#define MIPS_FPU_EXCEPTION_DIV0 0x00008000
>> +#define MIPS_FPU_EXCEPTION_INVALID 0x00010000
>> +#define MIPS_FPU_EXCEPTION_UNIMPL 0x00020000
>> +#define MIPS_FPU_COND_BIT 0x00800000
>> +#define MIPS_FPU_FLUSH_BIT 0x01000000 /* r4k, MBZ on r3k */
>> +#define MIPS1_FPC_MBZ_BITS 0xff7c0000
>> +#define MIPS3_FPC_MBZ_BITS 0xfe7c0000
>> +
>> +
>> +/*
>> + * Constants to determine if have a floating point instruction.
>> + */
>> +#define MIPS_OPCODE_SHIFT 26
>> +#define MIPS_OPCODE_C1 0x11
>> +
>> +
>> +/*
>> + * The low part of the TLB entry.
>> + */
>> +#define MIPS1_TLB_PFN 0xfffff000
>> +#define MIPS1_TLB_NON_CACHEABLE_BIT 0x00000800
>> +#define MIPS1_TLB_DIRTY_BIT 0x00000400
>> +#define MIPS1_TLB_VALID_BIT 0x00000200
>> +#define MIPS1_TLB_GLOBAL_BIT 0x00000100
>> +
>> +#define MIPS3_TLB_PFN 0x3fffffc0
>> +#define MIPS3_TLB_ATTR_MASK 0x00000038
>> +#define MIPS3_TLB_ATTR_SHIFT 3
>> +#define MIPS3_TLB_DIRTY_BIT 0x00000004
>> +#define MIPS3_TLB_VALID_BIT 0x00000002
>> +#define MIPS3_TLB_GLOBAL_BIT 0x00000001
>> +
>> +#define MIPS1_TLB_PHYS_PAGE_SHIFT 12
>> +#define MIPS3_TLB_PHYS_PAGE_SHIFT 6
>> +#define MIPS1_TLB_PF_NUM MIPS1_TLB_PFN
>> +#define MIPS3_TLB_PF_NUM MIPS3_TLB_PFN
>> +#define MIPS1_TLB_MOD_BIT MIPS1_TLB_DIRTY_BIT
>> +#define MIPS3_TLB_MOD_BIT MIPS3_TLB_DIRTY_BIT
>> +
>> +/*
>> + * MIPS3_TLB_ATTR values - coherency algorithm:
>> + * 0: cacheable, noncoherent, write-through, no write allocate
>> + * 1: cacheable, noncoherent, write-through, write allocate
>> + * 2: uncached
>> + * 3: cacheable, noncoherent, write-back (noncoherent)
>> + * 4: cacheable, coherent, write-back, exclusive (exclusive)
>> + * 5: cacheable, coherent, write-back, exclusive on write (sharable)
>> + * 6: cacheable, coherent, write-back, update on write (update)
>> + * 7: uncached, accelerated (gather STORE operations)
>> + */
>> +#define MIPS3_TLB_ATTR_WT 0 /* IDT */
>> +#define MIPS3_TLB_ATTR_WT_WRITEALLOCATE 1 /* IDT */
>> +#define MIPS3_TLB_ATTR_UNCACHED 2 /* R4000/R4400, IDT */
>> +#define MIPS3_TLB_ATTR_WB_NONCOHERENT 3 /* R4000/R4400, IDT */
>> +#define MIPS3_TLB_ATTR_WB_EXCLUSIVE 4 /* R4000/R4400 */
>> +#define MIPS3_TLB_ATTR_WB_SHARABLE 5 /* R4000/R4400 */
>> +#define MIPS3_TLB_ATTR_WB_UPDATE 6 /* R4000/R4400 */
>> +#define MIPS4_TLB_ATTR_UNCACHED_ACCELERATED 7 /* R10000 */
>> +
>> +
>> +/*
>> + * The high part of the TLB entry.
>> + */
>> +#define MIPS1_TLB_VPN 0xfffff000
>> +#define MIPS1_TLB_PID 0x00000fc0
>> +#define MIPS1_TLB_PID_SHIFT 6
>> +
>> +#define MIPS3_TLB_VPN2 0xffffe000
>> +#define MIPS3_TLB_ASID 0x000000ff
>> +
>> +#define MIPS1_TLB_VIRT_PAGE_NUM MIPS1_TLB_VPN
>> +#define MIPS3_TLB_VIRT_PAGE_NUM MIPS3_TLB_VPN2
>> +#define MIPS3_TLB_PID MIPS3_TLB_ASID
>> +#define MIPS_TLB_VIRT_PAGE_SHIFT 12
>> +
>> +/*
>> + * r3000: shift count to put the index in the right spot.
>> + */
>> +#define MIPS1_TLB_INDEX_SHIFT 8
>> +
>> +/*
>> + * The first TLB that write random hits.
>> + */
>> +#define MIPS1_TLB_FIRST_RAND_ENTRY 8
>> +#define MIPS3_TLB_WIRED_UPAGES 1
>> +
>> +/*
>> + * The number of process id entries.
>> + */
>> +#define MIPS1_TLB_NUM_PIDS 64
>> +#define MIPS3_TLB_NUM_ASIDS 256
>> +
>> +/*
>> + * Patch codes to hide CPU design differences between MIPS1 and MIPS3.
>> + */
>> +
>> +/* XXX simonb: this is before MIPS3_PLUS is defined (and is ugly!) */
>> +
>> +#if !(defined(MIPS3) || defined(MIPS4) || defined(MIPS32) || defined(MIPS64)) \
>> +&& defined(MIPS1) /* XXX simonb must be neater! */
>> +#define MIPS_TLB_PID_SHIFT MIPS1_TLB_PID_SHIFT
>> +#define MIPS_TLB_NUM_PIDS MIPS1_TLB_NUM_PIDS
>> +#endif
>> +
>> +#if (defined(MIPS3) || defined(MIPS4) || defined(MIPS32) || defined(MIPS64)) \
>> +&& !defined(MIPS1) /* XXX simonb must be neater! */
>> +#define MIPS_TLB_PID_SHIFT 0
>> +#define MIPS_TLB_NUM_PIDS MIPS3_TLB_NUM_ASIDS
>> +#endif
>> +
>> +
>> +#if !defined(MIPS_TLB_PID_SHIFT)
>> +#define MIPS_TLB_PID_SHIFT \
>> + ((MIPS_HAS_R4K_MMU) ? 0 : MIPS1_TLB_PID_SHIFT)
>> +
>> +#define MIPS_TLB_NUM_PIDS \
>> + ((MIPS_HAS_R4K_MMU) ? MIPS3_TLB_NUM_ASIDS : MIPS1_TLB_NUM_PIDS)
>> +#endif
>> +
>> +/*
>> + * CPU processor revision IDs for company ID == 0 (non mips32/64 chips)
>> + */
>> +#define MIPS_R2000 0x01 /* MIPS R2000 ISA I */
>> +#define MIPS_R3000 0x02 /* MIPS R3000 ISA I */
>> +#define MIPS_R6000 0x03 /* MIPS R6000 ISA II */
>> +#define MIPS_R4000 0x04 /* MIPS R4000/R4400 ISA III */
>> +#define MIPS_R3LSI 0x05 /* LSI Logic R3000 derivative ISA I */
>> +#define MIPS_R6000A 0x06 /* MIPS R6000A ISA II */
>> +#define MIPS_R3IDT 0x07 /* IDT R3041 or RC36100 ISA I */
>> +#define MIPS_R10000 0x09 /* MIPS R10000 ISA IV */
>> +#define MIPS_R4200 0x0a /* NEC VR4200 ISA III */
>> +#define MIPS_R4300 0x0b /* NEC VR4300 ISA III */
>> +#define MIPS_R4100 0x0c /* NEC VR4100 ISA III */
>> +#define MIPS_R12000 0x0e /* MIPS R12000 ISA IV */
>> +#define MIPS_R14000 0x0f /* MIPS R14000 ISA IV */
>> +#define MIPS_R8000 0x10 /* MIPS R8000 Blackbird/TFP ISA IV */
>> +#define MIPS_RC32300 0x18 /* IDT RC32334,332,355 ISA 32 */
>> +#define MIPS_R4600 0x20 /* QED R4600 Orion ISA III */
>> +#define MIPS_R4700 0x21 /* QED R4700 Orion ISA III */
>> +#define MIPS_R3SONY 0x21 /* Sony R3000 based ISA I */
>> +#define MIPS_R4650 0x22 /* QED R4650 ISA III */
>> +#define MIPS_TX3900 0x22 /* Toshiba TX39 family ISA I */
>> +#define MIPS_R5000 0x23 /* MIPS R5000 ISA IV */
>> +#define MIPS_R3NKK 0x23 /* NKK R3000 based ISA I */
>> +#define MIPS_RC32364 0x26 /* IDT RC32364 ISA 32 */
>> +#define MIPS_RM7000 0x27 /* QED RM7000 ISA IV */
>> +#define MIPS_RM5200 0x28 /* QED RM5200s ISA IV */
>> +#define MIPS_TX4900 0x2d /* Toshiba TX49 family ISA III */
>> +#define MIPS_R5900 0x2e /* Toshiba R5900 (EECore) ISA --- */
>> +#define MIPS_RC64470 0x30 /* IDT RC64474/RC64475 ISA III */
>> +#define MIPS_TX7900 0x38 /* Toshiba TX79 ISA III+*/
>> +#define MIPS_R5400 0x54 /* NEC VR5400 ISA IV */
>> +#define MIPS_R5500 0x55 /* NEC VR5500 ISA IV */
>> +
>> +/*
>> + * CPU revision IDs for some prehistoric processors.
>> + */
>> +
>> +/* For MIPS_R3000 */
>> +#define MIPS_REV_R3000 0x20
>> +#define MIPS_REV_R3000A 0x30
>> +
>> +/* For MIPS_TX3900 */
>> +#define MIPS_REV_TX3912 0x10
>> +#define MIPS_REV_TX3922 0x30
>> +#define MIPS_REV_TX3927 0x40
>> +
>> +/* For MIPS_R4000 */
>> +#define MIPS_REV_R4000_A 0x00
>> +#define MIPS_REV_R4000_B 0x22
>> +#define MIPS_REV_R4000_C 0x30
>> +#define MIPS_REV_R4400_A 0x40
>> +#define MIPS_REV_R4400_B 0x50
>> +#define MIPS_REV_R4400_C 0x60
>> +
>> +/* For MIPS_TX4900 */
>> +#define MIPS_REV_TX4927 0x22
>> +
>> +/*
>> + * CPU processor revision IDs for company ID == 1 (MIPS)
>> + */
>> +#define MIPS_4Kc 0x80 /* MIPS 4Kc ISA 32 */
>> +#define MIPS_5Kc 0x81 /* MIPS 5Kc ISA 64 */
>> +#define MIPS_20Kc 0x82 /* MIPS 20Kc ISA 64 */
>> +#define MIPS_4Kmp 0x83 /* MIPS 4Km/4Kp ISA 32 */
>> +#define MIPS_4KEc 0x84 /* MIPS 4KEc ISA 32 */
>> +#define MIPS_4KEmp 0x85 /* MIPS 4KEm/4KEp ISA 32 */
>> +#define MIPS_4KSc 0x86 /* MIPS 4KSc ISA 32 */
>> +#define MIPS_M4K 0x87 /* MIPS M4K ISA 32 Rel 2 */
>> +#define MIPS_25Kf 0x88 /* MIPS 25Kf ISA 64 */
>> +#define MIPS_5KE 0x89 /* MIPS 5KE ISA 64 Rel 2 */
>> +#define MIPS_4KEc_R2 0x90 /* MIPS 4KEc_R2 ISA 32 Rel 2 */
>> +#define MIPS_4KEmp_R2 0x91 /* MIPS 4KEm/4KEp_R2 ISA 32 Rel 2 */
>> +#define MIPS_4KSd 0x92 /* MIPS 4KSd ISA 32 Rel 2 */
>> +#define MIPS_24K 0x93 /* MIPS 24Kc/24Kf ISA 32 Rel 2 */
>> +#define MIPS_34K 0x95 /* MIPS 34K ISA 32 R2 MT */
>> +#define MIPS_24KE 0x96 /* MIPS 24KEc ISA 32 Rel 2 */
>> +#define MIPS_74K 0x97 /* MIPS 74Kc/74Kf ISA 32 Rel 2 */
>> +
>> +/*
>> + * AMD (company ID 3) use the processor ID field to donote the CPU core
>> + * revision and the company options field do donate the SOC chip type.
>> + */
>> +
>> +/* CPU processor revision IDs */
>> +#define MIPS_AU_REV1 0x01 /* Alchemy Au1000 (Rev 1) ISA 32 */
>> +#define MIPS_AU_REV2 0x02 /* Alchemy Au1000 (Rev 2) ISA 32 */
>> +
>> +/* CPU company options IDs */
>> +#define MIPS_AU1000 0x00
>> +#define MIPS_AU1500 0x01
>> +#define MIPS_AU1100 0x02
>> +#define MIPS_AU1550 0x03
>> +
>> +/*
>> + * CPU processor revision IDs for company ID == 4 (Broadcom)
>> + */
>> +#define MIPS_SB1 0x01 /* SiByte SB1 ISA 64 */
>> +
>> +/*
>> + * CPU processor revision IDs for company ID == 5 (SandCraft)
>> + */
>> +#define MIPS_SR7100 0x04 /* SandCraft SR7100 ISA 64 */
>> +
>> +/*
>> + * FPU processor revision ID
>> + */
>> +#define MIPS_SOFT 0x00 /* Software emulation ISA I */
>> +#define MIPS_R2360 0x01 /* MIPS R2360 FPC ISA I */
>> +#define MIPS_R2010 0x02 /* MIPS R2010 FPC ISA I */
>> +#define MIPS_R3010 0x03 /* MIPS R3010 FPC ISA I */
>> +#define MIPS_R6010 0x04 /* MIPS R6010 FPC ISA II */
>> +#define MIPS_R4010 0x05 /* MIPS R4010 FPC ISA II */
>> +#define MIPS_R31LSI 0x06 /* LSI Logic derivate ISA I */
>> +#define MIPS_R3TOSH 0x22 /* Toshiba R3000 based FPU ISA I */
>> +
>> +#ifdef ENABLE_MIPS_TX3900
>> +#include<freebsd/mips/r3900regs.h>
>> +#endif
>> +#ifdef MIPS3_5900
>> +#include<freebsd/mips/r5900regs.h>
>> +#endif
>> +#ifdef MIPS64_SB1
>> +#include<freebsd/mips/sb1regs.h>
>> +#endif
>> +
>> +#endif /* _MIPS_CPUREGS_HH_ */
>>
>> _______________________________________________
>> rtems-vc mailing list
>> rtems-vc at rtems.org
>> http://www.rtems.org/mailman/listinfo/rtems-vc
> _______________________________________________
> rtems-devel mailing list
> rtems-devel at rtems.org
> http://www.rtems.org/mailman/listinfo/rtems-devel
--
Joel Sherrill, Ph.D. Director of Research& Development
joel.sherrill at OARcorp.com On-Line Applications Research
Ask me about RTEMS: a free RTOS Huntsville AL 35805
Support Available (256) 722-9985
More information about the devel
mailing list