Is rtems available on a 4-cores cortex A72 (ARM-v8a) bsp?

[Joel Sherrill]

On Thu, Jul 23, 2020 at 7:25 AM Sebastian Huber <
sebastian.huber at embedded-brains.de> wrote:

> Hello,
>
> On 23/07/2020 07:52, smallphd at aliyun.com wrote:
> > Hello，
> > I have a TI bsp which uses a ARM cortex A72 process. It has 4 cores
> > and MMU enabled.
> > So does rtems support SMP and MMU in such a platform?
> > After searching the mail and source code, I only find a cortex A53
> > platform.
>
> AArch64 is currently not supported by RTEMS. Getting it to work in
> 32-bit mode should be feasible using the existing RTEMS support, but
> there is no out of the box support for it.
>

The xilinx-zynqmp BSP runs on aarch64 but using 32-bit mode.

--joel

>
> _______________________________________________
> devel mailing list
> devel at rtems.org
> http://lists.rtems.org/mailman/listinfo/devel
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/devel/attachments/20200723/2c456854/attachment.html>