About interrupt processing

Richi Dubey richidubey at gmail.com
Tue May 25 07:07:21 UTC 2021


Thank you.

On Tue, May 25, 2021 at 12:32 PM Sebastian Huber <
sebastian.huber at embedded-brains.de> wrote:

> On 24/05/2021 11:45, Richi Dubey wrote:
> > So, can someone please help me know what gets executed right after the
> > interrupt is accepted by the CPU from the IRQ? Can someone point me to
> > the source code - where the CPU possibly checks the value of heir and
> > does a context switch?
>
> This is done in the architecture-specific interrupt and context switch
> code, for example:
>
> cpukit/score/cpu/arm/arm_exc_interrupt.S
>
> cpukit/score/cpu/arm/cpu_asm.S
>
> --
> embedded brains GmbH
> Herr Sebastian HUBER
> Dornierstr. 4
> 82178 Puchheim
> Germany
> email: sebastian.huber at embedded-brains.de
> phone: +49-89-18 94 741 - 16
> fax:   +49-89-18 94 741 - 08
>
> Registergericht: Amtsgericht München
> Registernummer: HRB 157899
> Vertretungsberechtigte Geschäftsführer: Peter Rasmussen, Thomas Dörfler
> Unsere Datenschutzerklärung finden Sie hier:
> https://embedded-brains.de/datenschutzerklaerung/
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/devel/attachments/20210525/5dfe8cfb/attachment.html>


More information about the devel mailing list