[PATCH] zynqmp: Add support for the CFC-400X

[Kinsey Moore]

On Tue, Nov 1, 2022 at 4:23 PM Chris Johns <chrisj at rtems.org> wrote:

> On 2/11/2022 8:15 am, Kinsey Moore wrote:
> > On Tue, Nov 1, 2022 at 3:59 PM Chris Johns <chrisj at rtems.org
> > <mailto:chrisj at rtems.org>> wrote:
> >
> >     On 2/11/2022 5:38 am, Kinsey Moore wrote:> +#ifdef
> >     BSP_XILINX_ZYNQMP_MGMT_UART_BASE
> >     > +/**
> >     > + * @brief Zynq UltraScale+ MPSoC specific set up of a management
> console.
> >     > + *
> >     > + * The ZynqMP SoC's programmable logic can provide a serial
> interface for
> >     system
> >     > + * management which may need special initialization. Provide in
> the
> >     application
> >     > + * to override the defaults in the BSP.
> >     > + */
> >
> >     I am not comfortable with PL implementation dependences for specific
> hardware
> >     being added to the generic BSP code. The Zynq, ZymqMP and Versal
> have so far
> >     only referenced the hard IP.
> >
> >     Is the PL project and implementation for the PL logic openly
> available?
> >
> > Unfortunately, not as far as I'm aware. The management interface is
> guaranteed
> > to exist as a 16550 UART on all variants of the system and, from the
> RTEMS
> > perspective, the PL is a locked/hard part of the system.
>
> The PL is anything but hard, it is a feature of the device.
>

In a general sense, yes. In this particular implementation it is guaranteed
to be there because it is critical to system functionality.

>
> >     The hardware requires I request a data sheet from the manufacturer
> and that
> >     makes keeping this code in our open repo difficult.
> >
> > I understand. The unfortunate part of this is that RTEMS isn't usable on
> this
> > platform beyond a couple of seconds without pushing off the system
> watchdog via
> > the 16550 UART. I have automated the watchdog parameter manipulation
> externally
> > for testing purposes, but a system running outside that harness would
> encounter
> > problems with many tests in the testsuite.
>
> I am not sure I am following. Have they wired a watchdog to accessing the
> UART?
>

The management UART talks to a system controller that manages watchdog
functionality among other things. Internal access can configure or pet the
watchdog. The current default code sets the watchdog timers to effectively
infinity so they don't trip while tests are run.

Kinsey
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/devel/attachments/20221101/2e9470ee/attachment-0001.htm>