[PATCH v3 0/2] Add BSP for Cortex-R5 RPU

Kinsey Moore kinsey.moore at oarcorp.com
Tue Oct 24 14:58:40 UTC 2023

Previous message: [PATCH] microblaze: Move interrupt context save to BSP
Next message: [PATCH v3 1/2] bsps/clock: Import Xilinx TTC hardware definitions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Changes from v2:
* Fixed platform map installation
* Fixed warnings in bspstartmpu.c
* Fixed BSP internal function prototype name
* Base Xilinx support contained in first two patches is now upstream

Previous message: [PATCH] microblaze: Move interrupt context save to BSP
Next message: [PATCH v3 1/2] bsps/clock: Import Xilinx TTC hardware definitions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the devel mailing list