ERC32 with FPU rev.B or rev.C

[Zandin Johan RUAG]

That depends. Which FPU revision is present in the TSC695F chip?
That one is used in a lot of ESA missions, but I can't find any FPU revision information in its documentation...

Johan Zandin
Computer Engineer

RUAG Space AB
SE-405 15 Göteborg · Sweden 
Tel. +46 31 735 41 47
johan.zandin at ruag.com
www.ruag.se


>-----Original Message-----
>From: rtems-users-bounces at rtems.org [mailto:rtems-users-
>bounces at rtems.org] On Behalf Of Sebastian Huber
>Sent: onsdag den 5 mars 2014 09:25
>To: RTEMS; RTEMS
>Subject: ERC32 with FPU rev.B or rev.C
>
>Hello,
>
>there is a fix for the ERC32 with FPU rev.B or rev.C in the SPARC interrupt
>entry code:
>
>http://git.rtems.org/rtems/tree/c/src/lib/libbsp/sparc/shared/irq_asm.S#n4
>26
>
>Exists there systems with such a processor?  Is it reasonable to ship RTEMS
>4.11 or later on such a system?
>
>I would like to remove this code block.
>
>--
>Sebastian Huber, embedded brains GmbH
>
>Address : Dornierstr. 4, D-82178 Puchheim, Germany
>Phone   : +49 89 189 47 41-16
>Fax     : +49 89 189 47 41-09
>E-Mail  : sebastian.huber at embedded-brains.de
>PGP     : Public key available on request.
>
>Diese Nachricht ist keine geschäftliche Mitteilung im Sinne des EHUG.
>_______________________________________________
>rtems-users mailing list
>rtems-users at rtems.org
>http://www.rtems.org/mailman/listinfo/rtems-users