Ultra96-V2 Xilinx Zynq Cortex-R5 support

[Joel Sherrill]

I've cc'ed Kinsey Moore and asked him to subscribe to this list so he can
reply.

On Fri, Feb 19, 2021 at 11:46 AM Juan Solano <jsm at jsolano.com> wrote:

> Hi all,
>
> I was looking for a bsp that supports a Cortex-R5 board and it seems the
> only one available is the Xilinx Zynq bsp, is that correct? It was not
> clear to me if this bsp is working on the Cortex-R5 processors of the board.
>

Kinsey did an R5 for a custom SOC that never saw silicon. He can tell you
what is in RTEMS and give you an idea what needs to be done.

I think as part of the aarch64 port Kinsey has submitted, we looked at this
board and decided not to get it because it didn't have wired Ethernet.
Someone has told me there is an add-on shield to add it, But I don't know
for sure or have a link to that.

Kinsey has been using another Avnet board and a board from Trenz. Both have
wired networking.


> Is the Avnet Ultra96-V2 a good recommendation to experiment with? I am
> currently just learning RTEMS, which makes other boards too expensive for
> my needs.
>

If you are just learning RTEMS, the first step we always recommend is a
simulator since they are free. Qemu has a Zynq simulation which I think all
the core developers use from time to time. Kinsey has spent a lot of time
on Qemu for the aarch64 and there are BSPs in the tree for that. He is
close to another round of submissions which he should talk about.

Simulators are great for getting familiar with things. The same cross
toolchain can be used and it is just a matter of switching BSPs. It works
as long as the simulator has enough IO for your initial steps.



--joel

>
> Rgds,
> Juan.
> _______________________________________________
> users mailing list
> users at rtems.org
> http://lists.rtems.org/mailman/listinfo/users
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/users/attachments/20210219/211646c4/attachment.html>