RTEMS | riscv: s-mode use SBI for timer, reset, and SMP support (!1108)

[Kinsey Moore (@opticron)]

Kinsey Moore started a new discussion on bsps/riscv/riscv/clock/clockdrv.c: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1108#note_144919

 >  }
 >  #endif /* !RISCV_USE_S_MODE */
 >  
 > -static void riscv_clock_at_tick(riscv_timecounter *tc)
 > +#ifdef RISCV_USE_S_MODE
 > +static bool riscv_has_isa_extension(const void *fdt, const char *ext)

This seems like it would be more widely useful and should probably be located in shared code.

-- 
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1108#note_144919
You're receiving this email because of your account on gitlab.rtems.org.


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260309/0d5dfe88/attachment.htm>