RTEMS | riscv: s-mode use SBI for timer, reset, and SMP support (!1108)

Mon Mar 9 16:50:50 UTC 2026

Kinsey Moore started a new discussion on bsps/include/bsp/fatal.h: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1108#note_144926

 >    RISCV_FATAL_UNUSED_0,
 >    RISCV_FATAL_NO_NS16550_INTERRUPTS_IN_DEVICE_TREE,
 >    RISCV_FATAL_NO_TLCLOCK_FREQUENCY_IN_DEVICE_TREE,
 > -  RISCV_FATAL_CLOCK_SMP_INIT,
 > +  RISCV_FATAL_UNUSED_1,

Can this not just be removed in main?

-- 
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1108#note_144926
You're receiving this email because of your account on gitlab.rtems.org.

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260309/d8e55e7d/attachment.htm>