RTEMS | riscv: s-mode use SBI for timer, reset, and SMP support (!1108)

[Gedare Bloom (@gedare)]

Gedare Bloom pushed new commits to merge request !1108
Merge request URL: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1108


* 97fdefce - riscv/riscv: s-mode booting with SMP
* 453c59c0 - riscv/riscv: remove RISCV_FATAL_CLOCK_SMP_INIT
* 5f1a2208 - riscv/riscv: refactor FDT helper functions

-- 
View it on GitLab: https://gitlab.rtems.org/rtems/rtos/rtems/-/merge_requests/1108
You're receiving this email because of your account on gitlab.rtems.org.


-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/bugs/attachments/20260312/3511aa87/attachment.htm>