[PATCH 2/2] spec/aarch64: Only apply SUBALIGN(4) to ILP32

[Sebastian Huber]

On 13/11/2020 15:13, Kinsey Moore wrote:

> -----Original Message-----
> From: Sebastian Huber<sebastian.huber at embedded-brains.de>  
> Sent: Friday, November 13, 2020 04:26
> To: Kinsey Moore<kinsey.moore at oarcorp.com>;devel at rtems.org
> Subject: Re: [PATCH 2/2] spec/aarch64: Only apply SUBALIGN(4) to ILP32
>
>> On 12/11/2020 14:32, Kinsey Moore wrote:
>>
>>> The SUBALIGN(4) required on rtemsroset and rtemsrwset for ILP32 builds
>>> was previously present on LP64 builds and causes no issues within
>>> RTEMS, but causes relocation/alignment issues when building libbsd.
>>> This restricts those alignment changes to ILP32 builds.
>> The SUBALIGN() is currently only used on aarch64 in RTEMS. Why is it necessary? The PowerPC port for example uses a single linkcmds.base for the 32-bit and 64-bit without a SUBALIGN().
> The SUBALIGN was necessary because the default alignment was 8 bytes and the ILP32 code would fail during initialization while iterating over the linker sets since the upper half-word of every address was zeroed out and was being treated as another init call. Is there a preferred way to accomplish this that doesn't involve SUBALIGN?

Why can't you remove all the SUBALIGN() from the linker script?

For example

aarch64-rtems6-ld --verbose | grep SUBALIGN

has no output.

-- 
embedded brains GmbH
Sebastian HUBER
Dornierstr. 4
82178 Puchheim
Germany
email: sebastian.huber at embedded-brains.de
Phone: +49-89-18 94 741 - 16
Fax:   +49-89-18 94 741 - 08
PGP: Public key available on request.

embedded brains GmbH
Registergericht: Amtsgericht München
Registernummer: HRB 157899
Vertretungsberechtigte Geschäftsführer: Peter Rasmussen, Thomas Dörfler
Unsere Datenschutzerklärung finden Sie hier: https://embedded-brains.de/datenschutzerklaerung/