bsps/riscv: interrupt number mismatch
Sebastian Huber
sebastian.huber at embedded-brains.de
Mon Nov 21 10:20:46 UTC 2022
On 21/11/2022 11:17, Padmarao.Begari at microchip.com wrote:
>> To which number would you map the software and timer interrupts?
>>
> The Software and Timer interrupts(numbers 0 & 1) are mapped by
> the Machine cause register (mcause) and enabled by the CLINT but not by
> the PLIC.
Yes, this is the problem. We need an interrupt vector number for all
interrupts (PLIC and CLINT).
--
embedded brains GmbH
Herr Sebastian HUBER
Dornierstr. 4
82178 Puchheim
Germany
email: sebastian.huber at embedded-brains.de
phone: +49-89-18 94 741 - 16
fax: +49-89-18 94 741 - 08
Registergericht: Amtsgericht München
Registernummer: HRB 157899
Vertretungsberechtigte Geschäftsführer: Peter Rasmussen, Thomas Dörfler
Unsere Datenschutzerklärung finden Sie hier:
https://embedded-brains.de/datenschutzerklaerung/
More information about the devel
mailing list