RTEMS on MCP750 and MTX-60x, for Eric Valette

[Valette Eric]

gregory.menke at gsfc.nasa.gov wrote:
> 
> Hi Eric, 
> 
> I'm sending this email thru the list because I don't have a valid
> email addres for you;

As I have been fired recently, the Canon address is indeed no more 
valid. Any interesting job near Rennes (West France) appreciated :-)


> - In registers.h, you lay out the HID0 bits as leftwards bit shifts,
>   but the Motorola docs lay out the bits with LSB leftmost, so the
>   shifting looks backwards.  Is this just Motorola being backwards
>   with their documentation?

This always surprised me. But this is the way it is. Remember that PPC 
can be little or big endian. So anyway, depending on the case the doc 
may be wrong.


> - More importantly, it looks like the 603e has a different HID0 layout
>   than the 750, a number of the bits are defined in different ways,
>   and registers.h seems to correspond to the 750.  Are you aware of
>   issues like this between the two processors?

Yes indeed they are different (at least on the 603, not sure for 604). 
This means that the routine namipulating the HID registers should be per 
CPU (I haven't any recent rtems code here but they are routine for 
indentifying the cpu that can be used in conjunction with a switch 
somewhere in libcpu/poowerpc). I though, this was already done that way 
but if you have the code handy check with a grep...




-- 
    __
   /  `                   	Eric Valette
  /--   __  o _.          	6 rue Paul Le Flem
(___, / (_(_(__         	35740 Pace

Tel: +33 (0)2 99 85 26 76	Fax: +33 (0)2 99 85 26 76
E-mail: valette at free.fr