PowerPC BSP mvme5500 and hardfloat.

[Joel Sherrill]

Then the bsp should user the correct cpu cflags and the isr vectoring code should disable the fpu if possible.

On Dec 12, 2013 8:45 AM, Sebastian Huber <sebastian.huber at embedded-brains.de> wrote:
On 2013-12-12 15:26, Matt Wette wrote:
> But if you don't use FP in ISR you still need to compile the ISR with
> -fsoft-float because the compiler may dirty the FP registers otherwise.
> For example: a = b; where a, b are struct timespec may be implemented in FP
> registers.

In case the ISR uses operating system services, then this is highly dangerous
since operating system functions are not compiled with -msoft-float in this
case.  Also on PowerPC the hard-float and soft-float ABIs are incompatible.

The distinction between floating-point and non-floating-point tasks is
questionable with modern compilers.

--
Sebastian Huber, embedded brains GmbH

Address : Dornierstr. 4, D-82178 Puchheim, Germany
Phone   : +49 89 189 47 41-16
Fax     : +49 89 189 47 41-09
E-Mail  : sebastian.huber at embedded-brains.de
PGP     : Public key available on request.

Diese Nachricht ist keine geschäftliche Mitteilung im Sinne des EHUG.
_______________________________________________
rtems-users mailing list
rtems-users at rtems.org
http://www.rtems.org/mailman/listinfo/rtems-users
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/users/attachments/20131212/dfbd6c7d/attachment-0001.html>