POSIX semaphores across ISR/non-ISR contexts

Sebastian Huber sebastian.huber at embedded-brains.de
Mon Jun 30 12:55:27 UTC 2014

On 2014-06-30 14:46, Ingolf Steinbach wrote:
> 2014-06-27 8:46 GMT+02:00 Sebastian Huber<sebastian.huber at embedded-brains.de>:
>> >In case this is used for debugging only, then I would disable interrupts
>> >instead of using a semaphore.
> Is replacing the semaphore-based method by disabling interrupts safe
> in the presence of SMP (the GR712RC has two cores)?

No, in this case use interrupt locks:


On SMP configurations the usage of the ISR nest level is questionable.

Sebastian Huber, embedded brains GmbH

Address : Dornierstr. 4, D-82178 Puchheim, Germany
Phone   : +49 89 189 47 41-16
Fax     : +49 89 189 47 41-09
E-Mail  : sebastian.huber at embedded-brains.de
PGP     : Public key available on request.

Diese Nachricht ist keine geschäftliche Mitteilung im Sinne des EHUG.

More information about the users mailing list