[EXTERNAL] Re: Arm Cortex-R5 RTEMS Port/BSP?

Molock, Dwaine S. (GSFC-5820) dwaine.s.molock at nasa.gov
Mon Dec 2 18:04:53 UTC 2019

From: Joel Sherrill <joel at rtems.org>
Reply-To: "joel at rtems.org" <joel at rtems.org>
Date: Tuesday, November 26, 2019 at 4:37 PM
To: Sebastian Huber <sebastian.huber at embedded-brains.de>
Cc: "Molock, Dwaine S. (GSFC-5820)" <dwaine.s.molock at nasa.gov>, "users at rtems.org" <users at rtems.org>
Subject: [EXTERNAL] Re: Arm Cortex-R5 RTEMS Port/BSP?

On Mon, Nov 25, 2019 at 12:42 AM Sebastian Huber <sebastian.huber at embedded-brains.de<mailto:sebastian.huber at embedded-brains.de>> wrote:

On 22/11/2019 21:57, Molock, Dwaine S. (GSFC-5820) wrote:
> Hello,
> Is there an Arm Cortex-R5 RTEMS support and/or Port/BSP available?

we don't have a port, but may work with a Cortex-R52 in Q1 or Q2 next year.

There is an R52 in the HPSC and a BSP should be submitted for that in the not so
distant future to rtems.org<https://urldefense.proofpoint.com/v2/url?u=http-3A__rtems.org&d=DwMFaQ&c=ApwzowJNAKKw3xye91w7BE1XMRKi2LN9kiMk5Csz9Zk&r=QjCnq0zmbpTnLxZlwSp_iFPlpOQ5MQgRjJAOE3tyRuI&m=57xON2vr6nu4RpumebsWl5QM9rFpQT1Lu_q01DdBKhc&s=v6W7yOP4DPuLtRB8EXKz4L3kZaN3ab2dyFq4YnDUQvM&e=>. There is still some work to be done. What has been delivered
is available at https://github.com/ISI-apex/rtems<https://urldefense.proofpoint.com/v2/url?u=https-3A__github.com_ISI-2Dapex_rtems&d=DwMFaQ&c=ApwzowJNAKKw3xye91w7BE1XMRKi2LN9kiMk5Csz9Zk&r=QjCnq0zmbpTnLxZlwSp_iFPlpOQ5MQgRjJAOE3tyRuI&m=57xON2vr6nu4RpumebsWl5QM9rFpQT1Lu_q01DdBKhc&s=ToVsK9gAmaCik1EoiDZylI5LspuY2FQN3POQYcvhX9E&e=>

Do you have a specific target board or SoC in mind?


I’m using the Xilinx Zynq UltraScale+ MPSoC ZCU104 development board but I do have access to a ZCU102 board.

> I see that there are BSP’s for the Arm Cortex-R4.  The R5 is a superset
> of the R4 with enhanced error management and extended functional safety
> features.

One of the main features this that is supports an EL2 which makes it a
better target for hypervisors.

> Can a R4 BSP be executed on a R5 and/or used as the starting point for
> creating a R5 Port and BSP?


Sebastian Huber, embedded brains GmbH

Address : Dornierstr. 4, D-82178 Puchheim, Germany
Phone   : +49 89 189 47 41-16
Fax     : +49 89 189 47 41-09
E-Mail  : sebastian.huber at embedded-brains.de<mailto:sebastian.huber at embedded-brains.de>
PGP     : Public key available on request.

Diese Nachricht ist keine geschäftliche Mitteilung im Sinne des EHUG.
users mailing list
users at rtems.org<mailto:users at rtems.org>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.rtems.org/pipermail/users/attachments/20191202/c66ac0cb/attachment.html>

More information about the users mailing list